

High Input Impedance Voltage-Mode Universal Biquadratic Filters with Three Inputs Using Three CCs and Grounding Capacitors

Jiun-Wei HORNG, Chih-Hou HSU, Ching-Yao TSENG

Dept. of Electronic Engineering, Chung Yuan Christian University, Chung-Li, 32023, Taiwan

jwhorng@cycu.edu.tw

Abstract. Two current conveyors (CCs) based high input impedance voltage-mode universal biquadratic filters each with three input terminals and one output terminal are presented. The first circuit is composed of three differential voltage current conveyors (DVCCs), two grounded capacitors and four resistors. The second circuit is composed of two DVCCs, one differential difference current conveyor (DDCC), two grounded capacitors and four grounded resistors. The proposed circuits can realize all the standard filter functions, namely, lowpass, bandpass, highpass, notch and allpass filters by the selections of different input voltage terminals. The proposed circuits offer the features of high input impedance, using only grounded capacitors and low active and passive sensitivities. Moreover, the x ports of the DVCCs (or DDCC) in the proposed circuits are connected directly to resistors. This design offers the feature of a direct incorporation of the parasitic resistance at the x terminal of the DVCC (DDCC), R_x , as a part of the main resistance.

Keywords

Current conveyor, biquadratic filter, active circuit.

1. Introduction

The differential difference current conveyors (DDCC) [1] or differential voltage current conveyors (DVCC) [2] have received considerable attention due to they enjoy the advantages of second-generation current conveyor (CCII) and differential difference amplifier (DDA) such as larger signal bandwidth, greater linearity, wider dynamic range, simple circuitry, low power-consumption, and arithmetic operation capability. Moreover, it has two or three high input impedance voltage terminals (y terminals) that make easy to synthesize circuits.

The circuit design uses only grounded capacitors is attractive, because grounded capacitor can be implemented on a smaller area than the floating counterpart and it can absorb equivalent shunt capacitive parasitic [3], [4]. High

input impedance voltage-mode active filters are of great interest because several cells of this kind can be directly connected in cascade to implement higher order filters [5], [6]. Because the DVCC (or DDCC) has a non-negligible resistance on port x (R_x) [7], when the x port of DVCC is loaded by a capacitor, it leads to improper transfer functions. Due to the effect of this parasitic resistance R_x at the x port of DVCC, the filters with x port loaded by a capacitor do not exhibit good performance at high frequency.

Several voltage-mode universal biquads each with three input terminals were presented in [8]-[19]. Five kinds of standard filter functions can be derived by the selections of different input voltage terminals in these circuits. However, these circuits suffer from one or more of the following drawbacks:

- use floating capacitors [8], [10], [11], [14]-[16], [18], [19],
- need more active components for the unity gain inverting inputs in some filter realizations [8], [10], [15], [18], [19],
- low input impedance [9], [10], [13]-[16], [18], [19],
- the resonance angular frequency and quality factor cannot be orthogonally controllable [8]-[12], [14]-[16], [18], [19],
- the x ports of the current conveyors are not connected directly to resistors [8], [10], [11], [15],
- use too many active and passive components [17].

In 2000, Minaei and Yuce [20] presented a DVCC based voltage-mode universal biquad with three input terminals. This circuit uses two grounded capacitors, three grounded resistors and three DVCCs.

In this paper, two new high input impedance voltage-mode universal biquadratic filters each with three input terminals using three DVCCs (or DDCC) is presented. Each of the proposed circuits uses four resistors and two grounded capacitors. The proposed circuits have the following features: (i) five standard filter functions, that is, highpass, bandpass, lowpass, notch, and allpass filters can

be obtained from the same circuit configuration, (ii) high input impedance, (iii) low active and passive sensitivities, and (iv) the x ports of the DVCCs (or DDCC) are connected directly to resistors.




Fig. 1. The first proposed voltage-mode universal biquadratic filter.

2. The Proposed Biquadratic Filters

Using standard notation, the port relations of a DVCC can be described by the following matrix equation [2]:

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ i_x \\ v_z \end{bmatrix} \quad (1)$$

where the plus and minus signs indicate whether the DVCC is configured as a non-inverting or inverting circuit, termed DVCC+ or DVCC-.

Using standard notation, the port relations of a DDCC can be described by the following matrix equation [1]:

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ i_{y3} \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 1 & -1 & 1 & 0 & 0 \\ 0 & 0 & 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ v_{y3} \\ i_x \\ v_z \end{bmatrix} \quad (2)$$

where the plus and minus signs indicate whether the DDCC is configured as a non-inverting or inverting circuit, termed DDCC+ or DDCC-.

Considering the first proposed circuit in Fig. 1, the output voltage can be expressed as

$$V_{out} = \frac{s^2 C_1 C_2 G_3 V_{in3} - s C_1 G_2 G_3 V_{in2} + G_1 G_2 G_3 V_{in1}}{s^2 C_1 C_2 G_4 + s C_1 G_3 G_4 + G_1 G_2 G_3} \quad (3)$$

From (3), we can see that:

- If $V_{in2} = V_{in3} = 0$ (grounded), then $V_{in1} =$ input voltage signal, a lowpass filter can be obtained with V_{out}/V_{in1} .
- If $V_{in1} = V_{in3} = 0$ (grounded), then $V_{in2} =$ input voltage signal, a bandpass filter can be obtained with V_{out}/V_{in2} .
- If $V_{in1} = V_{in2} = 0$ (grounded), then $V_{in3} =$ input voltage signal, a highpass filter can be obtained with V_{out}/V_{in3} .
- If $V_{in2} = 0$ (grounded), then $V_{in1} = V_{in3} = V_{in} =$ input voltage signal, a notch filter can be obtained with V_{out}/V_{in} .
- If $V_{in1} = V_{in2} = V_{in3} = V_{in} =$ input voltage signal and let $R_2 = R_3 = R_4$, an allpass filter can be obtained with V_{out}/V_{in} .

The resonance angular frequency ω_o and the quality factor Q are given by

$$\omega_o = \sqrt{\frac{G_1 G_2 G_3}{C_1 C_2 G_4}} \quad (4)$$

and

$$Q = \sqrt{\frac{C_2 G_1 G_2}{C_1 G_3 G_4}} \quad (5)$$

Thus, all the standard filter functions (highpass, bandpass, lowpass, notch, and allpass) can be obtained from the proposed circuit in Fig. 1. Due to the three input signals, V_{in1} , V_{in2} and V_{in3} are connected directly to the high input impedance input nodes of the three DVCCs (the y port of the DVCC), respectively, the circuit enjoys the feature of high input impedance. The proposed circuit uses only two grounded capacitors, which are attractive for integrated circuit implementation.




Fig. 2. The second proposed voltage-mode universal biquadratic filter.

Considering the second proposed circuit in Fig. 2, the output voltage can be expressed as

$$V_{out} = \frac{(s^2 C_1 C_2 G_3 + G_1 G_2 G_3) V_{in3} - s C_1 G_2 G_3 V_{in2} - G_1 G_2 G_3 V_{in1}}{s^2 C_1 C_2 G_4 + s C_1 G_2 G_3 + G_1 G_2 G_4} \quad (6)$$

From (6), we can see that:

- If $V_{in2} = V_{in3} = 0$ (grounded), then V_{in1} = input voltage signal, a lowpass filter can be obtained with V_{out}/V_{in1} .
- If $V_{in1} = V_{in3} = 0$ (grounded), then V_{in2} = input voltage signal, a bandpass filter can be obtained with V_{out}/V_{in2} .
- If $V_{in1} = V_{in2} = 0$ (grounded), then V_{in3} = input voltage signal, a notch filter can be obtained with V_{out}/V_{in3} .
- If $V_{in2} = 0$ (grounded), then $V_{in1} = V_{in3} = V_{in}$ = input voltage signal, a highpass filter can be obtained with V_{out}/V_{in} .
- If $V_{in1} = 0$ (grounded), then $V_{in2} = V_{in3} = V_{in}$ = input voltage signal and let $R_3 = R_4$, an allpass filter can be obtained with V_{out}/V_{in} .

The resonance angular frequency ω_o and the quality factor Q are given by

$$\omega_o = \sqrt{\frac{G_1 G_2}{C_1 C_2}} \tag{7}$$

and

$$Q = \frac{G_4}{G_3} \sqrt{\frac{C_2 G_1}{C_1 G_2}} \tag{8}$$

Thus, all the standard filter functions (highpass, bandpass, lowpass, notch, and allpass) can be obtained from the proposed circuit in Fig. 2. Due to the three input signals, V_{in1} , V_{in2} and V_{in3} are connected directly to the high input impedance input nodes of the DVCCs or DDCC (the y port of the DVCCs or DDCC), respectively, the circuit enjoys the feature of high input impedance. This circuit uses only grounded capacitors and resistors, which are attractive for integrated circuit implementation. From (7), (8), the resonance angular frequency can be controlled by R_1 or R_2 . The quality factor can be independently controlled by R_3 or R_4 .

From Fig. 1 and Fig. 2, the three resistors R_1 , R_2 , R_3 are connected to the three x terminals of the three DVCCs (or DDCC), respectively. This design offers the feature of a direct incorporation of the parasitic resistance at the x terminal of the DVCC (DDCC), R_x , as a part of the main resistance. Since the output impedances of the proposed circuits are not small, voltage followers are needed while cascaded the proposed circuits to the next stages.

3. Sensitivities Analysis

Taking the non-idealities of the DVCC or DDCC into account, the relationship of the terminal voltages and currents of DVCC can be rewritten as

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \alpha_{k1}(s) & -\alpha_{k2}(s) & 0 & 0 \\ 0 & 0 & \pm \beta_k(s) & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ i_x \\ v_z \end{bmatrix} \tag{9}$$

The relationship of the terminal voltages and currents of DDCC can be rewritten as

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ i_{y3} \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ \alpha_{k1}(s) & -\alpha_{k2}(s) & \alpha_{k3}(s) & 0 & 0 \\ 0 & 0 & 0 & \pm \beta_k(s) & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ v_{y3} \\ i_x \\ v_z \end{bmatrix} \tag{10}$$

where $\alpha_{k1}(s)$, $\alpha_{k2}(s)$ and $\alpha_{k3}(s)$ represent the frequency transfer functions of the internal voltage followers and $\beta_k(s)$ represent the frequency transfer function of the internal current follower of the k -th DDCC (or DVCC). They can be approximated by first order lowpass functions, which can be considered to have a unity value for frequencies much lower than their corner frequencies [21]. If the circuit is working at frequencies much lower than the corner frequencies of $\alpha_{k1}(s)$, $\alpha_{k2}(s)$, $\alpha_{k3}(s)$ and $\beta_k(s)$, then $\alpha_{k1}(s) = \alpha_{k1} = 1 - \varepsilon_{k1v}$ and $\varepsilon_{k1v} (|\varepsilon_{k1v}| \ll 1)$ denotes the voltage tracking error from y_1 terminal to x terminal of the k -th DDCC (or DVCC), $\alpha_{k2}(s) = \alpha_{k2} = 1 - \varepsilon_{k2v}$ and $\varepsilon_{k2v} (|\varepsilon_{k2v}| \ll 1)$ denotes the voltage tracking error from y_2 terminal to x terminal of the k -th DDCC (or DVCC), $\alpha_{k3}(s) = \alpha_{k3} = 1 - \varepsilon_{k3v}$ and $\varepsilon_{k3v} (|\varepsilon_{k3v}| \ll 1)$ denotes the voltage tracking error from y_3 3terminal to x terminal of the k -th DDCC and $\beta_k(s) = \beta_k = 1 - \varepsilon_{ki}$ and $\varepsilon_{ki} (|\varepsilon_{ki}| \ll 1)$ denotes the current tracking error of the k -th DDCC (or DVCC). The denominator of the non-ideal voltage transfer function for Fig. 1 becomes

$$D(s) = s^2 C_1 C_2 G_4 + s C_1 G_3 G_4 + G_1 G_2 G_3 \alpha_{12} \alpha_{21} \beta_1 \beta_2 \beta_3 \tag{11}$$

The resonance angular frequency ω_o and quality factor Q become

$$\omega_o = \sqrt{\frac{G_1 G_2 G_3 \alpha_{12} \alpha_{21} \beta_1 \beta_2 \beta_3}{C_1 C_2 G_4}} \tag{12}$$

$$Q = \sqrt{\frac{C_2 G_1 G_2 \alpha_{12} \alpha_{21} \beta_1 \beta_2 \beta_3}{C_1 G_3 G_4}} \tag{13}$$

The active and passive sensitivities of ω_o and Q are shown as

$$S_{\alpha_{12}, \alpha_{21}, \beta_1, \beta_2, \beta_3}^{\omega_o} = S_{G_1, G_2, G_3}^{\omega_o} = -S_{C_1, C_2, G_4}^{\omega_o} = \frac{1}{2};$$

$$S_{\alpha_{12}, \alpha_{21}, \beta_1, \beta_2, \beta_3}^Q = S_{C_2, G_1, G_2}^Q = -S_{C_1, G_3, G_4}^Q = \frac{1}{2}.$$

The denominator of the non-ideal voltage transfer function for Fig. 2 becomes

$$D(s) = s^2 C_1 C_2 G_4 + s C_1 G_2 G_3 \alpha_{23} \alpha_{32} \beta_2 \beta_3 + G_1 G_2 G_4 \alpha_{11} \alpha_{22} \beta_1 \beta_2 \tag{14}$$

The resonance angular frequency ω_o and quality factor Q become

$$\omega_o = \sqrt{\frac{G_1 G_2 \alpha_{11} \alpha_{22} \beta_1 \beta_2}{C_1 C_2}}, \quad (15)$$

$$Q = \frac{G_4}{G_3 \alpha_{23} \alpha_{32} \beta_3} \sqrt{\frac{C_2 G_1 \alpha_{11} \alpha_{22} \beta_1}{C_1 G_2 \beta_2}}. \quad (16)$$

The active and passive sensitivities of ω_o and Q are shown as

$$S_{\alpha_{11}, \alpha_{22}, \beta_1, \beta_2}^{\omega_o} = S_{G_1, G_2}^{\omega_o} = -S_{C_1, C_2}^{\omega_o} = \frac{1}{2};$$

$$S_{\alpha_{11}, \alpha_{22}, \beta_1}^Q = -S_{\beta_2}^Q = S_{C_2, G_1}^Q = -S_{C_1, G_2}^Q = \frac{1}{2};$$

$$S_{G_4}^Q = -S_{\alpha_{23}, \alpha_{32}, \beta_3}^Q = -S_{G_3}^Q = 1.$$

All the active and passive sensitivities of Fig. 1 and Fig. 2 are small.

4. Simulation Results

HSPICE simulations were carried out to demonstrate the feasibility of the proposed circuits in Fig. 1 and Fig. 2. The DDCC was realized by the CMOS implementation of Elwan and Soliman [21] (by ungrounding the gate of MOSFET M_2 and treating this as the third y -input y_3) and is redrawn in Fig. 3.




Fig. 3. The CMOS realization of the DDCC.

The DVCC was realized from Fig. 3 by grounding the gate of MOSFET M_2 . The simulations use $0.18\mu\text{m}$, level 49 MOSFET from TSMC (Taiwan Semiconductor Manufacturing Company, Ltd.). The supply voltages are $V_+ = +1.25\text{ V}$, $V_- = -1.25\text{ V}$ and $V_{b1} = -0.45\text{ V}$. The dimensions of the NMOS transistors in the DDCC are set to be $W = 4.5\ \mu\text{m}$ and $L = 0.9\ \mu\text{m}$. The dimensions of the PMOS transistors in the DDCC are set to be $W = 9\ \mu\text{m}$ and $L = 0.9\ \mu\text{m}$.

Fig. 4 represents the simulated frequency responses for the lowpass filter of Fig. 1 designed with $V_{in2} = V_{in3} = 0$ (grounded), $V_{in1} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$. Fig. 5 represents the simulated frequency responses for the bandpass filter of Fig. 1 designed with $V_{in1} = V_{in3} = 0$ (grounded), $V_{in2} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$. Fig. 6 represents the simulated frequency responses

for the highpass filter of Fig. 1 designed with $V_{in1} = V_{in2} = 0$ (grounded), $V_{in3} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$. Fig. 7 represents the simulated frequency responses for the notch filter of Fig. 1 designed with $V_{in2} = 0$ (grounded), $V_{in1} = V_{in3} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$. Fig. 8 represents the simulated frequency responses for the allpass filter of Fig. 1 designed with $V_{in1} = V_{in2} = V_{in3} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$. The power dissipation of this allpass filter is 4.266 mW .

Fig. 9 represents the simulated frequency responses for the notch filter of Fig. 2 designed with $V_{in1} = V_{in2} = 0$ (grounded), $V_{in3} = V_{in} = \text{input voltage signal}$, $Q = 1$ and $f_o = 1.5915\text{ MHz}$: $C_1 = C_2 = 10\text{ pF}$ and $R_1 = R_2 = R_3 = R_4 = 10\text{ k}\Omega$.




Fig. 4. Simulation results for the lowpass filter of Fig. 1 with $V_{in2} = V_{in3} = 0$ (grounded), $V_{in1} = V_{in}$.




Fig. 7. Simulation results for the notch filter of Fig. 1 with $V_{in2} = 0$ (grounded), $V_{in1} = V_{in3} = V_{in}$.




Fig. 5. Simulation results for the bandpass filter of Fig. 1 with $V_{in1} = V_{in3} = 0$ (grounded), $V_{in2} = V_{in}$.




Fig. 8. Simulation results for the allpass filter of Fig. 1 with $V_{in1} = V_{in2} = V_{in3} = V_{in}$.




Fig. 6. Simulation results for the highpass filter of Fig. 1 with $V_{in1} = V_{in2} = 0$ (grounded), $V_{in3} = V_{in}$.




Fig. 9. Simulation results for the notch filter of Fig. 2 with $V_{in1} = V_{in2} = 0$ (grounded), $V_{in3} = V_{in}$.




Fig. 10. Simulation results for the bandpass filter of Fig. 2 with $V_{in1} = V_{in3} = 0$ (grounded), $V_{in2} = V_{in}$.




Fig. 11. Simulation results for the lowpass filter of Fig. 2 with $V_{in2} = V_{in3} = 0$ (grounded), $V_{in1} = V_{in}$.




Fig. 12. Simulation results for the highpass filter of Fig. 2 with $V_{in2} = 0$ (grounded), $V_{in1} = V_{in3} = V_{in}$.

Fig. 10 represents the simulated frequency responses for the bandpass filter of Fig. 2 designed with $V_{in1} = V_{in3} = 0$ (grounded), $V_{in2} = V_{in} =$ input voltage signal, $Q = 1$ and $f_0 = 1.5915$ MHz: $C_1 = C_2 = 10$ pF and $R_1 = R_2 = R_3 = R_4 =$

10 kΩ. Fig. 11 represents the simulated frequency responses for the lowpass filter of Fig. 2 designed with $V_{in2} = V_{in3} = 0$ (grounded), $V_{in1} = V_{in} =$ input voltage signal, $Q = 1$ and $f_0 = 1.5915$ MHz: $C_1 = C_2 = 10$ pF and $R_1 = R_2 = R_3 = R_4 = 10$ kΩ. Fig. 12 represents the simulated frequency responses for the highpass filter of Fig. 2 designed with $V_{in2} = 0$ (grounded), $V_{in1} = V_{in3} = V_{in} =$ input voltage signal, $Q = 1$ and $f_0 = 1.5915$ MHz: $C_1 = C_2 = 10$ pF and $R_1 = R_2 = R_3 = R_4 = 10$ kΩ. Fig. 13 represents the simulated frequency responses for the allpass filter of Fig. 2 designed with $V_{in1} = 0$ (grounded), $V_{in2} = V_{in3} = V_{in} =$ input voltage signal, $Q = 1$ and $f_0 = 1.5915$ MHz: $C_1 = C_2 = 10$ pF and $R_1 = R_2 = R_3 = R_4 = 10$ kΩ. The power dissipation of this allpass filter is 4.2617 mW. Fig. 14 represents the simulated frequency responses for the bandpass filter of Fig. 2 as the resistor R_3 in Q is varied with $V_{in1} = V_{in3} = 0$ (grounded), $V_{in2} = V_{in} =$ input voltage signal, $C_1 = C_2 = 10$ pF, $R_1 = R_2 = 10$ kΩ and $R_4 = 25$ kΩ. All the simulation results are coherent and support the theoretical analyses.




Fig. 13. Simulation results for the allpass filter of Fig. 2 with $V_{in1} = 0$ (grounded), $V_{in2} = V_{in3} = V_{in}$.




Fig. 14. The simulated frequency responses for the bandpass filter of Fig. 2 design with $C_1 = C_2 = 10$ pF, $R_1 = R_2 = 10$ kΩ and $R_4 = 25$ kΩ. —, ideal curve; o o o, $R_3 = 60$ kΩ; x x x, $R_3 = 40$ kΩ; * * *, $R_3 = 20$ kΩ.

5. Conclusion

In this paper, two new high input impedance voltage-mode universal biquadratic filters each with three input terminals are presented. The proposed circuits use three DVCCs (or DDCC), four resistors and two grounded capacitors and offers the following advantages: high input impedance, the use of only grounded capacitors, the versatility to synthesize lowpass, bandpass, highpass, notch, and allpass responses, does not need voltage inverter to realize the allpass response, low active and passive sensitivities, and direct incorporation of the parasitic resistance at the x terminal of the CC as a part of the main resistance.

Acknowledgements

The National Science Council, Republic of China supported this work under grant number NSC 100-2221-E-033-053.

References

- [1] CHIU, W., LIU, S. I., TSAO, H. W., CHEN, J. J. CMOS differential difference current conveyors and their applications, *IEE Proceedings-Circuits Devices and Systems*, 1996, vol. 143, p. 91-96.
- [2] PAL, K. Modified current conveyors and their applications. *Microelectronics Journal*, 1989, vol. 20, p. 37-40.
- [3] BHUSHAN, M., NEWCOMB, R. W. Grounding of capacitors in integrated circuits. *Electronics Letters*, 1967, vol. 3, p. 148-149.
- [4] GUPTA, S. S., SENANI, R. Realisation of current-mode SRCOs using all grounded passive elements. *Frequenz*, 2003, vol. 57, p. 26-37.
- [5] NAQSHBENDI, S. F. H., SHARMA, R. S. High input impedance current conveyor filters. *International Journal of Electronics*, 1983, vol. 55, p. 499-500.
- [6] HORNG, J. W. DVCCs based high input impedance voltage-mode first-order allpass, highpass and lowpass filters employing grounded capacitor and resistor. *Radioengineering*, 2010, vol. 19, p. 653-656.
- [7] MAHESHWARI, S. Quadrature oscillator using grounded components with current and voltage outputs. *IET Circuits, Devices and Systems*, 2009, vol. 3, p. 153-160.
- [8] HORNG, J. W. High-input impedance voltage-mode universal biquadratic filter using three plus-type CCII. *IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing*, 2001, vol. 48, p. 996-997.
- [9] CHANG, C. M., CHEN, H. P. Universal capacitor-grounded voltage-mode filter with three inputs and a single output. *International Journal of Electronics*, 2003, vol. 90, p. 401-406.
- [10] HORNG, J. W. Voltage-mode universal biquadratic filters using CCII. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, 2004, vol. E87-A, p. 406-409.
- [11] HORNG, J. W. High input impedance voltage-mode universal biquadratic filters with three inputs using plus-type CCII. *International Journal of Electronics*, 2004, vol. 91, p. 465-475.
- [12] HORNG, J. W. High input impedance voltage-mode universal biquadratic filter with three inputs using DDCCs. *J. of Circuits, Systems and Signal Processing*, 2008, vol. 27, p. 553-562.
- [13] CHEN, H. P. Versatile universal voltage-mode filter employing DDCCs. *AEU International Journal of Electronics and Communications*, 2009, vol. 63, p. 78-82.
- [14] CHEN, H. P. Single CCII-based voltage-mode universal filter. *Analog Integrated Circuits and Signal Processing*, 2010, vol. 62, p. 259-262.
- [15] KACAR, F., YESIL, A. Voltage-mode universal filters employing single FDCCII. *Analog Integrated Circuits and Signal Processing*, 2010, vol. 63, p. 137-142.
- [16] HORNG, J. W. Voltage/current-mode universal biquadratic filter using single CCII+. *Indian Journal of Pure & Applied Physics*, 2010, vol. 48, p. 749-756.
- [17] NIKOLOUDIS, S., PSYCHALINOS, C. Multiple input single output universal biquad filter with current feedback operational amplifiers. *Journal of Circuits, Systems and Signal Processing*, 2010, vol. 29, p. 1167-1180.
- [18] TANGSRIRAT, W. Novel current-mode and voltage-mode universal biquad filters using single CFTA. *Indian Journal of Engineering and Materials Sciences*, 2010, vol. 17, p. 99-104.
- [19] TANGSRIRAT, W., CHANNUMSIN, O. Voltage-mode multi-functional biquadratic filter using single DVCC and minimum number of passive elements. *Indian Journal of Pure and Applied Physics*, 2011, vol. 49, p. 703-707.
- [20] MINAEI, S., YUCE, E. All-grounded passive elements voltage-mode DVCC-based universal filters. *Journal of Circuits, Systems, and Signal Processing*, 2010, vol. 29, p. 295-309.
- [21] ELWAN, H. O., SOLIMAN, A. M. Novel CMOS differential voltage current conveyor and its applications. *IEE Proceedings-Circuits, Devices and Systems*, 1997, vol. 144, p. 195-200.

About Authors ...

Jiun-Wei HORNG – for biography see p.303 of this issue.

Chih-Hou HSU is now working toward the M.S. degree in Electronic Engineering at Chung Yuan Christian University, Chung-Li, Taiwan. His research interests are in the area of analog filter design, electronic circuit design and simulation.

Ching-Yao TSENG is now working toward the M.S. degree in Electronic Engineering at Chung Yuan Christian University, Chung-Li, Taiwan. His research interests are in the area of analog filter design, electronic circuit design and simulation.