Operational Trans-Resistance Amplifier Based Tunable Wave Active Filter

Mayank BOTHRA¹, Rajeshwari PANDEY², Neeta PANDEY², Sajal K. PAUL³

¹ Technology R&D, ST Microelectronics, Greater Noida, India

² Dept. of Electronics and Communication, Delhi Technological University, Bawana Road, Delhi, India ³ Dept. of Electronics Engineering, Indian School of Mines, Dhanbad, India

mayankbothra@gmail.com, rajeshwaripandey@gmail.com, n66pandey@rediffmail.com, sajalkpaul@rediffmail.com

Abstract. In this paper, Operational Trans-Resistance Amplifier (OTRA) based wave active filter structures are presented. They are flexible and modular, making them suitable to implement higher order filters. The passive resistors in the proposed circuit can be implemented using matched transistors, operating in linear region, making them fully integrable. They are insensitive to parasitic input capacitances and input resistances due to the internally grounded input terminals of OTRA. As an application, a doubly terminated third order Butterworth low pass filter has been implemented, by substituting OTRA based wave equivalents of passive elements. PSPICE simulations are given to verify the theoretical analysis.

Keywords

Wave active filter, OTRA, scattering parameters, ladder, tunable filter.

1. Introduction

There are many advantages of higher order filters using doubly terminated lossless ladders, like, low sensitivity to component tolerances, ample design information and design tables that can be readily applied [1]. However, inductor realization in an integrated circuit is a challenging task.

There are various techniques that circumvent these shortcomings like element replacement and operational simulation. If operational simulation is employed, Signal Flow Graphs are used to emulate the relationship between various passive elements. These are then physically realized using lossy and lossless integrators [1]. Realizing lossless integrators is difficult because of non-ideal characteristics of passive components used. Besides, floating capacitors are used in this topology, which are not very favorable in IC implementation. In the case of element replacement approach, inductors are replaced by gyrators. Although this practice leads to good results with low noise sensitivity, realizing high quality floating inductors proves to be difficult [2]. Another element replacement method using Frequency Dependent Negative Resistance (FDNR) was proposed by Bruton [1], and works well with low pass filters. LC ladder filters can also be emulated using Linear Transformation approach wherein every section of the original ladder prototype can be realized using active elements individually [3]. One drawback of this method is that it uses lossless integrators.

Apart from these approaches, the wave method [2] is also used for realizing higher order resistively terminated LC ladder filter which gives excellent results. It uses wave equivalents for different passive elements which can be readily substituted to realize a filter. In this approach, the filter realization is based on modeling the forward and reflected voltage waves. The available wave active filters [2], [4]-[10] use various active blocks such as OTA [4], current amplifier [5], CMOS cascode current mirrors [6], FPAA [7], OPAMP [2], [8], CFOA [9], and DVCCCTA [10] and operate in current [3]-[7] and voltage [2], [8]-[10] mode.

This paper presents design approach for realization of OTRA based higher order wave filter. OTRA being a current mode building block does not suffer from low slew rate and fixed gain bandwidth product [11] unlike conventional voltage mode op-amps. Additionally it has a unique feature of low impedance voltage output and is also free from the effects of parasitic capacitances and resistances at the input due to internally grounded input terminals [12], [13].

OTRA also allows the implementation of linear MOS based resistors [13], which is a huge advantage when going for IC fabrication. This property is also exploited to make the filters tunable. Although a number of tunable ladder circuits based on current-mode approach have been reported in open literature [14]-[16], they do not provide voltage output. Some of the features of the proposed work are:

- Modular structures which can be easily substituted to LC-ladder filter circuits. Provides an easy 'ready to use' method to realize ladders.
- Only lossy integrators are employed, which are easy to realize, and since OTRA inputs are virtually grounded, it is free from effect of parasitic elements.

• It doesn't employ passive resistors; instead it uses linear MOSFET based resistors which are voltage controlled thus making circuits electronically tunable.

Section 2 elaborates on the concept of wave filter. Section 3 elaborates on how OTRA can be employed for this application. Simulation results for a third order Butterworth filter are shown in Section 4 and Section 5 concludes the paper.

2. Wave Filter Approach

The concept of wave filter is introduced in [2], [8]. This approach talks of applying scattering parameters to ladder filters. It uses voltage waves instead of power waves. Scattering matrix of a two port network is given as:

$$\begin{bmatrix} B_1 \\ B_2 \end{bmatrix} = \begin{bmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{bmatrix} \begin{bmatrix} A_1 \\ A_2 \end{bmatrix}.$$
(1)

In a two port network having a series branch admittance Y, as shown in Fig. 1, the scattering parameters, assuming the normalization resistance as R_n , are obtained as:

$$S_{11} = \frac{1}{2R_n Y + 1},$$
 (2)

$$S_{12} = \frac{2R_n Y}{2R_n Y + 1},$$
(3)

$$S_{21} = \frac{2R_n Y}{2R_n Y + 1},$$
(4)

$$S_{22} = \frac{1}{2R_n Y + 1}.$$
 (5)



Fig. 1. Series branch admittance Y.

For a series branch inductance L, using (2), (3), (4) and (5), (1) reduces to

$$B_1 = \frac{1}{\left(\frac{2R_n}{sL}\right) + 1} A_1 + \frac{\frac{2R_n}{sL}}{\left(\frac{2R_n}{sL}\right) + 1} A_2, \tag{6}$$

2.0

$$B_{2} = \frac{\frac{2R_{n}}{sL}}{\left(\frac{2R_{n}}{sL}\right) + 1} A_{1} + \frac{1}{\left(\frac{2R_{n}}{sL}\right) + 1} A_{2}.$$
 (7)

This can be further simplified to:

$$B_1 = A_1 - \frac{1}{(1 + s\tau_L)} (A_1 - A_2), \tag{8}$$

$$B_2 = A_2 + \frac{1}{(1 + s\tau_L)} (A_1 - A_2).$$
(9)

In (9), $\tau_L = L/2R_n$ is the time constant. Fig. 2 shows the symbolic representation of the wave equivalent of series branch inductor L.



Fig. 2. Wave equivalent of series branch inductance L, $\tau_L\!=\!L/2R_n.$

To calculate the S-matrix for series branch capacitance C, (1) reduces to:

$$B_1 = \frac{1}{2sCR_n + 1}A_1 + \frac{2sCR}{2sCR_n + 1}A_2, \qquad (10)$$

$$B_2 = \frac{2sCR_n}{2sCR_n + 1}A_1 + \frac{1}{2sCR_n + 1}A_2.$$
 (11)

(10) and (11) can be further simplified to:

$$B_1 = A_2 + \frac{1}{1 + s\tau_C} (A_1 - A_2), \qquad (12)$$

$$B_2 = A_1 - \frac{1}{1 + s\tau_C} (A_1 - A_2).$$
(13)

In (12) and (13), $\tau_C = 2CR_n$ is the time constant. It is observed that (8) and (9) are similar to (12) and (13) respectively, and can be obtained from each other by interchanging the output terminals B₁ and B₂.

This result can be generalized to show that for a series branch admittance Y, its dual admittance (Y') can be obtained by using the following equation [2]:

$$Y' = \frac{1}{4R_n^2 Y}.$$
(14)

Accordingly the wave equivalent symbol of series branch capacitance C, as shown in Fig. 3, indicates this fact.



Fig. 3. Wave equivalent of series branch capacitance C, $\tau_C = 2CR_n$.

For an inductor L connected in series with capacitance C in a series arm the wave equivalent can be obtained by

cascading the wave equivalents of L and C. If the terminals are interchanged, the wave equivalent for a tank circuit connected in series branch can be obtained. Tab. 1 [2], [8] gives wave equivalents for all the series branch elements.

Proceeding in a similar manner, wave equivalents for shunt branch elements can also be derived. Tab. 2 [2], [8] lists the results for shunt branch elements.



Tab. 1. Wave equivalents of series branch elements [2], [8].



Tab. 2. Wave equivalents of shunt branch elements [2], [8].

3. OTRA Based Wave Active Filter

Fig. 4 shows an OTRA circuit symbol. Its transfer matrix is given in (15) [12]. It has low impedance input and output terminals. Ideally the trans-resistance gain R_m approaches infinity and when negative feedback is used then $I_1 = I_2$ [13].

$$\begin{bmatrix} V_1 \\ V_2 \\ V_O \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ R_m & -R_m & 0 \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \\ I_O \end{bmatrix}.$$
 (15)



Fig. 4. OTRA circuit symbol.

A closer study of (8), (9), Tabs. 1 and 2 would reveal that the realization of wave equivalents would require a summer, subtractor, a subtracting lossy integrator and an inverter.

An OTRA based summer is shown in Fig. 5. The circuit makes use of three resistors and one OTRA. Equation (16) can be obtained by equating the current at the inverting and the non-inverting terminal, which can be further simplified to (17).

$$\frac{V_O}{R} = \frac{V_{IN1}}{R} + \frac{V_{IN2}}{R},$$
(16)

$$V_{O} = V_{IN1} + V_{IN2}.$$
 (17)

Similar analysis of a subtractor, shown in Fig. 6, gives

$$V_{O} = V_{IN1} - V_{IN2}.$$
 (18)







Fig. 6. Subtractor.



Fig. 7. Inverter.

Fig. 7 shows an inverter. In this case, since the noninverting terminal has been left open, there would be no current flowing into the inverting terminal as well. It can be described by the following equation:

$$V_{O} = -V_{IN}$$
. (19)

Fig. 8 shows a subtracting lossy integrator. Its output can be described by:

$$V_{O} = \frac{1}{1 + sCR} (V_{IN1} - V_{IN2}).$$
(20)



Fig. 8. Lossy integrator.

The current differencing property of the OTRA makes it possible to implement the resistors connected to the input terminals of OTRA, using MOS transistors with complete non linearity cancellation [13]. Fig. 9 shows the MOS based linear resistor using OTRA. Each resistor requires two matched n-MOSFETs connected in a manner as shown in Fig 9.



Fig. 9. MOS based resistor.

w

Symbols '+' and '-' represent the non-inverting and the inverting terminals of the OTRA. As shown in the figure, the voltages at the drain and the source terminals for both MOSFETs are equal. On taking the difference of the currents flowing in the two transistors, the non-linearity gets cancelled out. The following equation defines the resistor that has been realized.

$$R = \frac{1}{K_N (V_A - V_B)}$$
(21)
where
$$R = \frac{1}{K_N (V_A - V_B)}$$

 K_N needs to be determined for the transistors being used to implement the resistors. μ , C_{OX} and W/L represent standard transistor parameters. The choice of voltages V_A and V_B is important. The circuit shown in Fig. 9 realizes a resistor of value expressed in (21) at the inverting terminal. If it is desired to realize a resistor of the same value at the non-inverting terminal, then V_A and V_B must be interchanged.

Using the blocks defined by (17), (18), (19) and (20), the wave equivalent for a series branch inductor, defined by (8) and (9), can be drawn and is shown in Fig. 10. The dashed blocks indicate the individual blocks which constitute the entire wave equivalent. It represents the symbol shown in Fig. 2. This can now be used as the elementary block to synthesize the wave equivalents for all the elements listed in Tab. 1 and Tab. 2.

By introducing inverters and interchanging output terminals, all other wave equivalents can be obtained. The circuit in Fig. 10 can be described by the following equations:

$$B_{1} = A_{1} - \frac{1}{1 + sCR} (A_{1} - A_{2}), \qquad (22)$$

$$B_2 = A_2 + \frac{1}{1 + sCR} (A_1 - A_2).$$
(23)



Fig. 10. Equivalent circuit for series branch inductance.



Fig. 11. MOS- C equivalent of circuit of Fig. 10.

Fig. 11 shows the circuit of Fig. 10 with MOS based linear resistors. The actual value of inductance L_A realized by circuit of Fig. 11 would be obtained by comparing (22) and (23) with (8) and (9). The realized value is

$$L_A = 2R_n CR. \tag{24}$$

Similarly, comparing (22) and (23) with (12) and (13), the realized value of C is:

$$C_A = \frac{CR}{2R_n}.$$
 (25)

Resistor *R* can be controlled through voltages V_A and V_B . If *C* is assumed to be of some constant value, then the value of L_A and C_A can be controlled using *R*. This forms the basis of tunability of the circuit. Similarly, the actual values of *L* and *C* for wave equivalents of shunt branch elements, as presented in Tab. 2, are given by:

$$L_A = \frac{R_n CR}{2},\tag{26}$$

$$C_A = \frac{2CR}{R_n}.$$
 (27)

For a filter, if L_n and C_n are the normalized inductor and capacitor values respectively, ω_0 is the normalizing pole frequency and R_n is the normalizing resistance, then to de-normalize L_n and C_n we make use of the following expressions:

$$L_A = \frac{R_n}{\omega_0} L_n, \qquad (28)$$

$$C_A = \frac{1}{R_n \omega_0} C_n.$$
(29)

Restating (24) and (25), such that different values of C are used for L_A and C_A , i.e. C_L and C_C respectively, we get:

$$L_A = 2R_n C_L R, (30)$$

$$C_A = \frac{C_C R}{2R_n}.$$
 (31)

Equating (28) and (29) with (30) and (31) respectively, we get:

$$C_L R = \frac{1}{2\omega_0} L_n, \qquad (32)$$

$$C_C R = \frac{2}{\omega_0} C_n. \tag{33}$$

The expression, for controlling ω_0 using *R*, needs to be worked out for each circuit. A simple algorithm can be worked out to achieve the exact expression and range of tunability. For the frequency ω_0 , C_L and C_C are calculated in terms of *R*, as per the L_n and C_n values. For a suitable *R* value, once C_L and C_C have been fixed, either (32) or (33) can be used to describe the relationship between *R* and ω_0 as:

$$\omega_0 = \frac{K}{R}.$$
 (34)

Using (32) and (33), K can be described as follows:

$$K = \frac{2C_n}{C_c} = \frac{L_n}{2C_L}.$$
(35)

Combining (21) and (34) one may get:

$$\omega_0 = KK_N (V_A - V_B). \tag{36}$$

Equation (34) describes how ω_0 can be controlled using *R*. *R* in turn is controlled by (21) and the overall relationship is described by (36).

4. Simulation Results

To demonstrate the wave filter approach using OTRA, a doubly terminated third order Butterworth low pass filter, as shown in Fig. 12, has been implemented. The wave equivalent circuit of the same is shown in Fig. 13 in which the reflected waves are available at V_{OL} and V_{OH} . These outputs complement each other by virtue of wave theory [8].Thus as the V_{OL} represents the low pass filter response, its complementary high pass output is available at V_{OH} . The normalized values of components are $L_{n1} = 2$, $C_{n1} = 1$ and $C_{n2} = 1$. OTRA is realized using the CMOS circuit schematic given in Fig. 14 [17]. The filter specifications are as follows: $f_P = 200$ kHz and maximum attenuation in pass band α_{MAX} is 3 dB.



Fig. 12. 3rd order low pass Butterworth filter.

The value of normalizing resistance R_n is chosen to be 2.5 k Ω . De-normalizing the values of L_{nl} , C_{nl} and C_{n2} we get:

$$L_{A} = 3.98 \,\mathrm{mH},$$
 (37)

$$C_{A1} = C_{A2} = 318.31 \,\mathrm{pF}.$$
 (38)

Setting the value *R* initially to 12 k Ω , we can calculate the value of C_L for L_{A1} as 66.33 pF and C_C for C_{A1} and C_{A2} as 132.66 pF. The value of *K*, as per (35) is 1.508 × 10¹⁰. For this simulation exercise, the value of K_N was found to be 5.25 × 10⁻⁴ A/V^2 . The required V_A and V_B values for *R* to be 12 k Ω were found to be 0.908 V and 0.75 V as per (21). Fig. 15 shows the low pass filter response of the circuit at V_{OL}. The complementary high pass output V_{OH}, as represented in Fig. 13, has been plotted in Fig.16.

The performance of the proposed circuit is compared with the previous voltage mode structures [2], [8]-[10] in terms of power consumption, THD, output noise and electronic tunability. It may be noted from Tab. 3 that the topology presented in [9] shows best THD result, however the structure is not electronically tunable. Although the most recently reported literature [10] is having better THD performance its simulated power consumption is higher as compared to the proposed one. The relevant data for structures of [2], [8] which are designed using commercially available OPAMPs, is not available in the literature.



Fig. 13. Wave equivalent of circuit of Fig.12.

Ref	Active block and technology used	Filter structure	% THD	Power consumption (mW)	Output noise voltage (V/ HZ ^{1/2})	Electronic tunability
[9]	CFOA (Commercially available IC AD844 with ± 5 V power supply)	3 rd order elliptic Low pass	1 % for 1 Vpp signal	N/A	N/A	No
[10]	DVCCCTA (CMOS Technology 0.25 µm, Power supply ± 1.25 V)	4 th order Butterworth Low pass	Less than 5 % up to 225 mVpp signal	59.2	8.36 × 10 ⁻⁸	Yes
proposed	OTRA CMOS Technology (0.5 μm, Power supply ±1.5 V)	3 rd order Butterworth Low pass	Less than 5 % up to 125 mV pp signal	10.7	7.26 × 10 ⁻⁸	Yes

Tab.3. Comparison with the voltage mode filter structures.



Fig. 14. CMOS realization of OTRA.



Fig. 15. Low pass response $\mathrm{V}_{\mathrm{OL}}.$



Fig. 16. Complementary high pass response V_{OH} .



Fig. 17. Comparison curve between theoretical and observed frequency.

The proposed circuit can be tuned to different cut-off frequencies by controlling V_A and V_B as described by (36). Fig. 17 shows the comparison between theoretical and the observed frequencies, obtained by variation of control voltages V_A and V_B . All simulations are done using PSPICE program using 0.5 µm CMOS technology parameters form MOSIS (AGILENT).

5. Conclusion

In this paper, the design of tunable wave active filter based on OTRA has been presented. It provides an alternative form of realizing ladders. Advantages of current mode approach have been exploited. The use of OTRA allows the simple implementation of linear resistor using only two MOSFETs. The controllability of the resistors value by a single voltage source allows the parameters of the proposed filters to be electronically tunable. On the downside, the circuit is slightly cumbersome to realize, though it is modular and can easily be implemented using the reference design tables. When compared with the previous wave active filters reported in [2], [8] and [9], the proposed one provides advantages of current mode design and is tunable as well. In comparison to the circuit presented in [10], OTRA as the basic building block is simpler to realize and also provides a low impedance voltage output, making it suitable for driving voltage input devices.

References

- SHAUMANN, R., VAN VALKENBURG, M. E. Design of Analog Filters. Oxford (UK): Oxford University Press, 2001.
- [2] WUPPER, H., MEERKOTTER, K., New active filter synthesis based on scattering parameters. *IEEE Transactions on Circuits and Systems*, 1975, vol. 22, no. 7, p. 594 - 602.
- [3] HWANG, Y. S., WU, D. S., CHEN, J. J., SHIH, C. C., CHOU, W. S. Realisation of high order OTRA-MOSFET-C active filters. *Circuits, Systems Signal Processing*, 2007, vol. 26, no. 2, p. 281 -291.
- [4] TINGLEFF, J., TOUMAZOU, C. A 5th order lowpass current mode wave active filter in CMOS technology. *Analog Integrated Circuits and Signal Processing*, 1995, vol.7, p. 131 - 137.
- [5] SPANIDOU, A., PSYCHALINOS, C. Current amplifier-based wave filters. *Circuits, Systems Signal Processing*, 2005, vol. 24, no. 3, p. 303 - 313.
- [6] SOULIOTIS, G., HARITANTIS, I. Current-mode differential wave active filters. *IEEE Transactions on Circuits and Systems-I: Regular Papers*, 2005, vol. 52, no. 1, p. 93 - 98.
- [7] FRAGOULIS, N. SOULIOTIS, G., BESIRIS, D., GIANNAKO-POULOS, K. Field-programmable analogue array design based on the wave active filter design method. *International Journal of Electronics and Communication (AEU)*, 2009, vol.63, p. 889 - 895.
- [8] HARITANTIS, I., CONSTANTINIDES, A., DELIYANNIS, T. Wave active filters. *IEE Proceedings*, 1976, vol. 123, no. 7, p. 676 - 682.
- [9] KOUKOU, G., PSYCHALINOS, C. Modular filter structures using current feedback operational amplifiers. *Radioengineering*, 2010, vol. 19, no. 4, p. 662 - 666.

- [10] PANDEY, N., KUMAR, P. Realization of resistorless wave active filters using differential voltage current controlled conveyor transconductance amplifier. *Radioengineering*, 2011, vol. 20, no. 4, p. 911 - 916.
- [11] TOUMAZOU, C., LIDGEY, F. J., HAIGH, D. G. Analogue IC Design: The Current Mode Approach. Stevenage (UK): Peregrinus, 1990.
- [12] CHEN, J., TSAO, H., CHEN, C. Operational trans-resistance amplifier using CMOS technology. *Electronics Letters*, 1992, vol. 28, no. 22, p. 2087 - 2088.
- [13] SALAMA, K. N., SOLIMAN, A. M. CMOS OTRA for analog signal processing applications. *Microelectronics Journal*, 1999, vol. 30, p. 235 - 245.
- [14] BIOLEK, D., BIOLKOVA, V. Tunable CDTA-based ladder filters. In *Proceedings of 2nd WSEAS ICEASCS*. Singapore, 2003, p. 462 - 466.
- [15] JIRASEREE-AMORNKUN, A., FUJII, N., SURAKAMPON-TORN, W. Realization of electronically tunable ladder filters using multi output current controlled conveyors. In *Proceedings of the 2003 International Symposium on Circuits and Systems* (ISCAS). Bangkok (Thailand), 2003, vol. I, p. I-541 - I-544.
- [16] JAIKLA, W., SITIPRUCHYANUN, M. A systematic design of electronically tunable ladder filters employing DO-OTAs. In Proceedings of 4th International Conference on Electrical Engineering / Electronics, Computer, Telecommunications and Information Technology (ECTI-CON). Chiang Rai (Thailand), 2007, p. 61 - 64.
- [17] MOSTAFA, H., SOLIMAN, A. M. A modified CMOS realization of the operational transresistance amplifier (OTRA). *Frequenz*, 2006, vol. 60, no. 3-4, p. 70 - 77.

About Authors ...

Mayank BOTHRA was born in 1987 and received his B.E. degree in Electronics and Communication from Delhi Technological University (formerly Delhi College of Engineering, Delhi University) in 2009. He worked as a development engineer in the Embedded Group at Kritikal Solutions, Noida for two years. Currently he is working as a design engineer in the Memories' team at ST Microelectronics. His research interests are in analog circuit design and microelectronics.

Rajeshwari PANDEY received her B.Tech. (Electronics and Telecommunication) from J. K. Institute of Applied Physics, University of Allahabad in 1988 and her M.E (Electronics and Control) from BITS, Pilani, Rajasthan, India in 1992. She has served BITS Pilani, AERF, Noida and Priyadarshini College of Computer Science, Noida in various capacities. Currently, she is assistant professor in Department of Electronics and Communication Engineering, Delhi Technological University, Delhi. Her research interests include analog integrated circuits and microelectronics.

Neeta PANDEY received her M.E. in Microelectronics from Birla Institute of Technology and Sciences, Pilani and Ph.D. from Guru Gobind Singh Indraprastha University, Delhi. She has served in Central Electronics Engineering Research Institute, Pilani, Indian Institute of Technology, Delhi, Priyadarshini College of Computer Science, Noida and Bharati Vidyapeeth's College of Engineering, Delhi in various capacities. At present, she is assistant professor in ECE department, Delhi Technological University. A life member of ISTE, and member of IEEE, USA, she has published papers in international, national journals of repute and conferences. Her research interests are in analog and digital VLSI design.

Sajal K. PAUL received his B.Tech., M.Tech. and Ph.D. in Radio Physics and Electronics from the Institute of Radio Physics and Electronics, University of Calcutta. He has served Webel Telecommunication Industries, Kolkata; Indira Gandhi National Open University (IGNOU), Kolkata; Advanced Training Institute for Electronics & Process Instrumentation (ATI-EPI), Hyderabad; North Eastern Regional Institute of Science & Technology (NERIST), Nirjuli and Delhi College of Engineering (DCE), Delhi in various capacities. He has served the Department of Electronics Engineering, Indian School of Mines, Dhanbad as head of the department and at present is a professor of the same department. His research interest includes microelectronic devices, electronic properties of semiconductor and bipolar and MOS analog integrated circuits. Dr. Paul has more than 70 research publications in international and national journals of repute and conferences.