UNBALANCED CZARNUL RESISTIVE MOS CIRCUIT IN THE SYMMETRICAL MOSFET-C FILTERS

Aleskander Urbas, Bogdan Galinski
Institute of Electronics Fundamentals
Warsaw University of Technology
ul. Nowowiejska 15\19, 00-665 WARSAWA
Urbas@ipe.pw.edu.pl

Abstract:
The analysis of influence of mismatches of the MOS transistor array on center frequency \( \omega_0 \) and \( Q \)-factor of the MOSFET-C filter poles is performed. As a useful parameter characterizing mismatches of transistors, the dispersion of the threshold voltage \( V_T \) and transconductance \( K \) per unit area in the VLSI process is considered. The optimal formula for the control gate voltages \( V_{G1}, V_{G2} \) of MOS transistors, minimizing the absolute errors of \( \omega_0, Q \) parameters is given.

Keywords:
MOS filters design, MOS resistive circuits

1. Introduction

In the MOSFET-C continuous-time filters, the MOS resistive circuits (MRC), shown in Fig. 1, are often used [1,2,3]. As shown in [1], if transistors T1 \( \doteq \) T4 are identical and terminals 3 and 4 are connected to the input of the ideal OPAM, than \( V_2 = V_3 = V \), in nonsaturation region all nonlinear products of the transistors cancel and the circuit of Fig. 1 can be replaced by linear equivalent conductance circuit shown in Fig. 2. If \( G_i = G_t \) for \( i = 1,2 \), then the current difference \( i_2 \) is proportional to the input voltage difference \( V_1 - V_2 \) as follows

\[ i_1 - i_2 = (G_1 - G_2)(V_1 - V_2) = G(V_1 - V_2) \]

where:

\[ G_1 = 2K(V_{G1} - V_T), \quad G_2 = 2K(V_{G2} - V_T) \]

\[ G = G_1 - G_2 = 2K(V_{G1} - V_{G2}) \]

\[ K = 0.5 \mu \text{C}_{\text{ox}} W / L \] is the transconductance parameter (in nonsaturation) depending on the ratio of the width \( W \) to the length \( L \) of the channel, \( \mu \text{C}_{\text{ox}} \) is the transconductance per unit area, and \( V_T \) is the threshold voltage of MOS transistor respectively. The conductance \( G = G_1 - G_2 \) is controlled by gate voltage difference \( V_{G1} - V_{G2} \) and independent of the threshold voltage \( V_T \).

Due to inaccuracies of the technological process, threshold voltage \( V_T \) and transconductance \( K \) of transistors in MRC are both different. The MRC is unbalanced and the equivalent pair of conductances must be modified in such way, that \( G_i \neq G_t \) for \( i = 1,2 \) as shown in Fig. 2. In general \( i_1 \neq i_2 \) or \( i_1 = -i_2 \). There are however two special cases:

a) \( i_1 = i_2 \) when pins 3, 4 are shorted (this condition is not satisfied if pins 3, 4 are connected to an ideal OPAM),
b) \( i_1 = 0 \) and \( i_2 = 0 \) when pins 3, 4 are isolated.

The two above cases do not apply to the practical MOS filter structures.

In Fig. 2 it is assumed that the two pairs of conductances \( G_{i1}, G_{i2} \) and \( G_{i1}, G_{i2} \) are different. If these assumptions hold then the results of analysis presented below are true. In case when \( G_i = G_{i1} \) and \( G_i = G_{i2} \), the nominal value of the of conductance \( G \) in (3) can be achieved by correcting the difference of gate voltages \( V_{G1} - V_{G2} \) thus eliminating the mismatch effects. In
general case when all four transistors of the MRC circuit are different, only statistical analysis is correct [4,5].

In present paper the analysis of influence of dispersion of the \( V_T \) voltage and transconductance \( K \) on the properties of MRC and MOSFET-C filter was performed. The optimal formula for the control gate voltages \( V_{a1}, V_{a2} \) of MOS transistors, minimizing the mismatches effect is also given.

2. Analysis of unbalance of the MRC circuit

Assuming that both transistor pairs (T1,T3) and (T2,T4) are identical respectively, we can obtain by Kirchhoff's law (Fig.2):

\[
i_{1} - i_{2} = G V_{1} - G V_{2} + (G - G) V
\]

where \( G = G_{1} - G_{2}, \quad G = G_{1} - G_{2} \). Conductances in the expressions (4) depend on transistor parameters as follows:

\[
G_{i} = 2K (V_{a1} - V_{T}), \quad G_{i} = 2K (V_{a1} - V_{T}), \quad i = 1, 2
\]

where: \( V_{T} = V_{T} + \Delta V_{T}, \quad K = K + \Delta K \). Substituting the expression (5) into (4) we can obtain

\[
G = 2K (V_{a1} - V_{a2}) + 2K \Delta V_{T} - 2 (V_{a2} - V_{T}) \Delta K + 2K \Delta V_{T}
\]

(6a)

\[
G = 2K (V_{a1} - V_{a2}) - 2K \Delta V_{T} + 2 (V_{a1} - V_{T}) \Delta K - 2K \Delta V_{T}
\]

(6b)

Let us denote \( G = G_{i} (l + \delta) \), where:

\[
\delta = (G - G) / G = \Delta G / G \quad \text{is the relative error of conductances} \ G.
\]

From expressions (6a,b) and when the second order product proportional to \( \Delta K \Delta V_{T} \) is neglected because \( |\Delta K \Delta V_{T}| << |K \Delta V_{T}| \), we obtain

\[
\delta = \frac{2V_{T}}{V_{a1} - V_{a2}} - \frac{\Delta V_{T}}{V_{T}} + \frac{\Delta K}{K} \left( \frac{V_{a1} + V_{a2} - 2V_{T}}{V_{a1} - V_{a2}} \right)
\]

(7)

where \( \Delta K / K, \Delta V_{T} / V_{T} \) are relative errors of the transconductance parameter and threshold voltage respectively.

In this case the equation (1) has the following form

\[
i_{1} - i_{2} = G \left[ (l + \delta) (V_{1} - V_{2}) + \delta V \right]
\]

(8)

The mismatches effect can be minimized when values of \( \delta \) can be minimized. In the ideal case \( \delta = 0 \) and expression (8) reduces to (1). In the worst case the \( \delta \) is limited by:

\[
\delta_{\min} < |\delta| < \delta_{\max}
\]

(9)

where:

\[
\delta_{\min} = \frac{2 2\Delta V_{T}}{V_{a1} - V_{a2}} - \frac{\Delta V_{T}}{V_{T}} + \frac{\Delta K}{K} \left( \frac{V_{a1} + V_{a2} - 2V_{T}}{V_{a1} - V_{a2}} \right)
\]

(10a)

\[
\delta_{\max} = \frac{2 2\Delta V_{T}}{V_{a1} - V_{a2}} + \frac{\Delta V_{T}}{V_{T}} - \frac{\Delta K}{K} \left( \frac{V_{a1} + V_{a2} - 2V_{T}}{V_{a1} - V_{a2}} \right)
\]

(10b)

The range of \( \delta \) can be minimized by an appropriate choice of \( V_{a2} \). If the gate voltage \( V_{a2} \) is greater, but nearly equal to \( V_{T} \) and if the voltage difference \( V_{a1} - V_{a2} \) is greater than \( V_{T} \), according to (10a,b)

\[
V_{a1} \equiv V_{T}, \quad V_{a1} - V_{a2} > V_{T}
\]

(11)

then \( \delta \) reduces to \( \delta^{*} \):

\[
\delta^{*} = \frac{2V_{T}}{V_{a1} - V_{a2}} - \frac{\Delta V_{T}}{V_{T}} + \frac{\Delta K}{K}
\]

(12)

and the following inequality constraints are satisfied

\[
\delta_{\min} \leq \delta_{\min} < |\delta^{*}| < \delta_{\max} \leq \delta_{\max}
\]

(13)

where

\[
\delta_{\min} = \frac{2 2\Delta V_{T}}{V_{a1} - V_{a2}} - \frac{\Delta V_{T}}{V_{T}} + \frac{\Delta K}{K}
\]

(14)

and \( |\gamma| = V_{T} / (V_{a1} - V_{a2}) \).

If the voltage \( V_{a1} \) tends to infinity, the error \( \delta \) decreases but remains no less than \( |\Delta K / K| \), \( |\delta| \leq |\Delta K / K| \). Also if \( V_{a1} \) tends to \( V_{a2} \) (independently of the value of \( V_{a2} \)), then \( |\delta| \) increases but remains less than 2, \( |\delta| < 2 \).

For the VLSI 1.6 \mu m process, in case of the NMOS transistors, the typical values of parameters used are:

\[
V_{T} = 0.7 V, \quad K = 24 \mu A / \mu m^{2}, \quad |\Delta V_{T} / V_{T}| = 1.7 \%, \quad |\Delta K / K| = 9 \%
\]

Results of the above analysis can be illustrated by the two following cases.

Case a). Assuming \( V_{a2} = 0.81 V, \quad V_{a1} = 1 V \) (\( V_{a1} - V_{a2} = 0.19 V \)) and relative errors equal to \( \Delta V_{T} / V_{T} = 1.7 \%, \quad \Delta K / K = -9 \% \). On the basis of the above analysis we obtain: \( |\delta| = 0.2847, \quad \delta_{\max} = 0.3529 \).
\[ \delta_{\text{min}} = 0.0188. \] Plot of the boundary area of \(|\delta|\) versus \(V_{G1} \in [0.9,1.5] \) \(V\) is shown in Fig.3.

![Fig.3 Error |\delta| versus V_{G1}, for \(|\Delta K / K| = 9\%, \ |\Delta V_{T} / V_{T}| = 1.7\%, \ V_{G2}=0.81V\)](image)

Case b). Assuming \(V_{G2} = 0.71 V\), greater and nearly equal to \(V_{T}\), and \(V_{G1} = 0.9 V\), \((V_{G1} - V_{G2} = 0.19 V)\) and the same values of relative errors \(\Delta V_{T} / V_{T}\), \(\Delta K / K\) as above. We obtain \(|\delta'\mid = 0.2025, \ \delta_{\text{max}}' = 0.2290, \ \delta_{\text{min}}' = 0.0359\). Plot of the boundary area of \(|\delta'|\) versus \(V_{G1} \in [0.8,1.5] \) \(V\) is shown in Fig.4.

![Fig.4 Error |\delta'| versus V_{G1}, for \(|\Delta K / K| = 9\%, \ |\Delta V_{T} / V_{T}| = 1.7\%, \ V_{G2}=0.71V\)](image)

In both cases, according to (3) conductance \(G\) has the same value \(G = 2K(V_{G1} - V_{G2}) = 48 \cdot 10^{-6} \cdot 0.19 = 9.12 \mu S\). Comparison of Fig.3 and Fig.4 shows that the boundary area of \(|\delta|\) is smallest when conditions (11) are satisfied. For given values of \(\Delta V_{T} / V_{T}\) and \(\Delta K / K\) we have \(\mid \delta' / \delta \mid \leq 0.7\) and \(|\delta'|\) is 30% less than \(|\delta|\).

3. Implementation to the analysis of the MOSFET-C filter

The center frequency \(\omega_o\) and Q-factor for every known MOSFET-C filter, as for the Tow-Thomas filter structure [2] shown in Fig.5, are determined by \(\omega_o = G / C = \mu C_w(W_g / L_w)(V_{G1} - V_{G2})\) and \(Q = G / Q = (W_g / L_g) / (W_g / L_q)\), if according to (3) the voltage difference \(V_{G1} - V_{G2}\) in formulas for \(\omega_o\) and \(Q\) remains the same.

![Fig.5 Tow-Thomas MOSFET-C filter structure](image)

Values of the \(\omega_o\) and \(Q\) are fixed by the choice of geometric ratios \(W_g / L_w, W_q / L_q\) for MOS transistors of the MRC circuits. In the worst case, the errors of center frequency \(\omega_o\) and Q-factor are equal to:

\[ \frac{\Delta \omega_o}{\omega_o} = | \Delta G \ | G = | \delta |, \quad \frac{\Delta Q}{Q} = | \Delta G \ | G = | \Delta G / Q \ | \leq 2 \delta \]

and the errors \(\Delta \omega_o / \omega_o, \ \Delta Q / Q\) can be minimized by choosing the gate voltages \(V_{G1}, V_{G2}\) according to (11). In consequence the procedure given to minimize the mismatches of the MRC transistor array is equivalent to the corresponding procedure minimizing the errors of frequency responses of MOSFET-C filters by minimizing the errors of the \(\omega_o\), \(Q\) parameters.

4. Conclusions

The errors of center frequency \(\omega_o\) and \(Q\)-factor with respect to mismatches of the transistor array in the MRC circuit can be minimized by choosing the gate controlled voltages \(V_{G1}, V_{G2}\), according to the formula (11). Minimum errors occur, if the voltage \(V_{G2}\) is nearly equal to the threshold voltage \(V_T\), which in turn is less than \(V_{G1}\). In this case the boundary area of \(\delta\) is practically limited by \(\Delta V_{T} / V_{T}\) and \(\Delta K / K\). In other cases the error boundary of \(\delta\) becomes much greater.

By minimizing the error \(|\delta|\), the automatic tuning circuit of the MOSFET-C filter [2] with smaller dynamic range can be used because the error of \(\delta\) and the range of corrected values of \(\omega_o, Q\) are smaller.

Finally, the nonlinear product of the unbalanced MRC circuit can be also minimized, because when the
terms defined by (11) are satisfied, the mismatches of transistors in MRC circuits are minimized. The nonlinear product due to mismatches of the transistors T1 - T4 in the MRC circuits is also minimized.

References


About authors:

Aleksander URBAŠ was born in 1946. He graduated from The Warsaw University of Technology, Faculty of Electronics in 1970, received the Ph.D degree in 1978 and the D. Sc degree in 1990. He joined the staff of the Institute of Electronics Fundamentals, Circuits and Signals Division in 1970. He is manager of the research group of Continuous-Time Signal Filtration. His research activities are oriented towards circuit theory and application, analog signal processing and continuous-time VLSI filter synthesis and design.

Bogdan GALIŃSKI was born in 1939. He graduated from The Warsaw University of Technology, Faculty of Electronics in 1964 and received the Ph.D degree in 1972. He joined the staff of The Institute of Electronics Fundamentals, Circuits and Signal Division in 1970. His research activity has focused on distributed parameter, active , SC circuits and MOSFET filters.