Current-Mode Dual-Phase Precision Full-Wave Rectifier Using Current-Mode Two-Cell Winner-Takes-All (WTA) Circuit

Jaroslav KOTON1, Abhirup LAHIRI2, Norbert HERENCSAR1, Kamil VRBA1

1Dept. of Telecommunications, Brno University of Technology, Purkynova 118, 612 00 Brno, Czech Republic
236B J and K Pocket, Dilshad Garden, Delhi-110095, India

Abstract. In addition to the recently proposed full-wave rectifier by Prommee et al. [25] using voltage-mode (VM) two-cell winner-takes-all (WTA) circuit, we present current-mode (CM) precision full-wave rectifier using CM two-cell WTA circuit. The popular Lazzaro’s CM WTA circuit has been employed for the purpose and there is no requirement of inverting the input signal as in [25]. Also, dual complementary phases of the output current signal are available from high-output impedance terminals for explicit utilization. As compared to many recently proposed CM rectifiers using complex active devices, e.g. dual-X current conveyor or universal voltage conveyor, our circuit is very compact and requires a total of 21 transistors. SPICE simulation results of the circuit implemented using 0.35 µm TSMC CMOS technology are provided which verify the workability of the proposed circuit.

Keywords
Analog signal processing, current-mode, precision full-wave rectifier, instrumentation, measurement, WTA circuit.

1. Introduction

Precision rectifiers serve as very important blocks for instrumentation and measurement and they are used in numerous applications such as ac volt- and ampere-meters, signal polarity detectors, frequency doubling, RMS to DC conversion, peak/valley detection and averaging circuit [1]. Consequently, a number of realizations of both voltage-mode (VM) and current-mode (CM) precision rectifiers using variety of active building blocks (ABBs) can be found. Basic and well known solutions using operational amplifiers [1] operate well only at low frequencies [2], [3] due to the finite slew-rate and effects caused by diode commutation. Therefore, for high-frequency applications other active elements such as current conveyors (CCs) [4]–[8], current-controlled current differencing buffered amplifiers (CC-CDBAs) [9], operational transconductance amplifiers (OTAs) [10]–[12], current differencing transconduction amplifiers (CDTAs) [13], [14], voltage conveyors (VCs) [15] (and references cited therein). Most of these realizations are non-optimal in terms of the number of transistors employed and they require multiple ABBs (often, with unused terminals) for their creation. For example, the CM rectifier in [9] employs three CC-CDBAs. The resulting circuit has several unused terminals of the employed ABBs, e.g. the w terminals of the second and third CC-CDBA are unused, that is, the voltage-buffers of the second and third CC-CDBA have no functionality and should be removed, since they unnecessarily consume the biasing current and serve no “real-purpose”. Similarly, the circuits in [15], employing current and voltage conveyor, also have several unused terminals which are not required. An interesting all-CMOS rectifier has been proposed in [16] which utilized the class B operation of the CMOS second-generation current conveyor (CCII). This circuit, however, requires the input current signal to be four times more than the biasing current of the CCII, i.e. $I_{in} > 4I_B$ and thus offers reduced precision for very low input signal amplitudes. The circuit also requires differential current signals for full-wave rectification. Other solutions of all-CMOS precision rectifiers can be found in [17]–[19]. In [18] and [19] the authors present a high-frequency half-wave rectifier that, however, requires a number of different bias currents and is generally based on the solution of an full-wave rectifier already discussed in [20], where current conveyor and current mirrors are used.

One of the most recent additions to all-CMOS precision rectifiers is by Minaei et al. [21]. The circuit in [21] is a current-mode precision rectifier and uses a small number of transistors (including bias voltage generators), however, this circuit requires precise threshold voltage extractors and bases itself on the concept that MOS transistors are OFF when the magnitude of gate-source voltage difference is less than the threshold voltage ($V_{TN}$ or $V_{TP}$). This is of course never the case for practical MOS transistors and subthreshold conduction can lead to large errors in the output if the input signal is of small amplitude.
The use of winner-takes-all (WTA) maximum/minimum circuits for wide-band precision voltage rectification has been discussed by Opris in [22]. Two input maximum circuit has been used for full-wave rectification of 500 kHz voltage input signal (see Fig. 4.4 of [22]). Other min-max current selectors are described in [23] and [24] that, however, provide small input range (about 20 μA). Recently, Prommee et al. proposed a new type of VM full-wave rectifier based on their voltage-mode winner-takes-all (WTA) circuit [25]. Since a WTA circuit chooses a winner from a group of input signals, a two-cell WTA maximum circuit with inputs of $V_{in}$ and $-V_{in}$ produces the output as $|V_{in}|$. This circuit, however, requires an additional voltage inverter to produce a 180° phase shifted signal for the second input of the WTA and hence, the signal distortion (in terms of both the amplitude and phase of the second-input with respect to the first input) affects the output. The affect of distortion would become prominent at high input frequencies near the closed-loop bandwidth of the inverting amplifier. In this work, we present the current-mode version of [25], wherein a two-cell CM Lazzaro’s WTA circuit [26] is employed. The circuit operation can be understood as follows: when $I_N = 0$, $V_1 = V_2$ and the drain current of $M1$ and $M2$ is $I_{B2}/2$ (that is the tail current of the differential amplifier is shared equally between both the cells). Now when the input current is slightly increased, i.e. $I_N < 0$, there is a large increase in $V_1$ due to the high impedance at this node and which causes increased drain current in $M1$. The rise in $V_1$ further increases $V_{tail}$ causing large decrease in $V_2$ due to the high impedance at this node and which causes the drain current of $M2$ to reduce. This regenerative action continues to increase drain current of $M1$ and reduces the drain current of $M2$ until all the tail current $I_{B2}$ is steered in the left cell, i.e. $I_{DM1} = I_{B2}$ and $I_{DM2} = 0$. Under these conditions transistor $M8$ enters deep triode region and $I_{DM} = I_{DM16} = I_{B1} + I_{N}$. With the same reasoning as above, when $I_N > 0$, the complete tail current $I_{B2}$ is steered into the right cell, $I_{DM1} = I_{B2}$, $I_{DM1} = 0$ and $I_{DM} = I_{DM16} = I_{B1} - I_{N}$. In either case, $I_{DM} = -I_{DM2} = |I_N|$. From Fig. 1 it is clear that the input current has to drive both neurons of the winner-takes-all circuit. Therefore an additional dual-output current mirror has to be used (e.g. as shown in Fig. 2, a simple CCIH+/+ [27] with Y-terminal grounded).

![Fig. 1. CMOS implementation of the precision CM full-wave rectifier using WTA circuit.](image1)

![Fig. 2. Basic CMOS implementation of dual output CCIH+/+.](image2)
3. Simulation Results

To verify the behavior of the proposed current-mode precision rectifier, the structure in Fig. 1 together with CCII+/− from Fig. 2 has been simulated. The transistor parameters used for the simulations are taken from TSMC 0.35 μm process [28] (level 7). The aspect ratios of all NMOS and PMOS transistors are 17/0.9 μm/μm and 30/0.9 μm/μm, respectively. The supply voltages are taken as $V_{DD} = -V_{SS} = 1.5$ V, the bias currents are $I_{B1} = I_{B2} = 20$ μA, $I_B = 50$ μA. The simulated DC current transfers of the rectifier are shown in Fig. 3. From Fig. 3a, for input signal with amplitude 105 μA the error in current gain of the rectifier remains below 5%. Analysing the graph from Fig. 3b showing the zero crossing area, the offset is $-0.5$ μA for $I_{O1}$ and $0.3$ μA for $I_{O2}$, the minimal amplitude of the input signal that can generally be rectified is $0.74$ μA.

To evaluate the accuracy of the current-mode full-wave rectifier from Fig. 1 the DC value transfer $P_{DC}$ and RMS error $P_{RMS}$ have been analyzed [29]:

\[
P_{DC} = \frac{\int y_R(t) \, dt}{\int y_D(t) \, dt},
\]

\[
P_{RMS} = \sqrt{\frac{\int (y_R(t) - y_D(t))^2 \, dt}{\int y_D^2(t) \, dt}},
\]

where the $y_R(t)$ and $y_D(t)$ represent the actual and ideally rectified signal and $T$ is the period of the input signal. The ideal behavior of the rectifier is characterized by the values $P_{RMS} = 0$ and $P_{DC} = 1$.

The simulation results of the frequency dependent DC value transfer and RMS error for chosen values of amplitudes $I_{IN}$ are shown in Fig. 4a and Fig. 4b. If the frequency increases and/or amplitude decreases distortions occur and the $P_{DC}$ decreases below one and $P_{RMS}$ increases.

![Fig. 3](image1.png)

Fig. 3. Ideal and simulated (a) DC current transfers of the proposed current-mode rectifier, (b) zero crossing area, ($I_{O1}$ red lines, $I_{O2}$ blue lines).

![Fig. 4](image2.png)

Fig. 4. (a) DC value transfers, (b) RMS errors for input signal amplitudes 5 μA, 20 μA, and 50 μA ($I_{O1}$ red lines, $I_{O2}$ blue lines).
Analyzing the DC transient value in Fig. 4a, for the input current signal of the magnitude 5 \( \mu \)A, 20 \( \mu \)A, and 50 \( \mu \)A correct DC values can be achieved up to the -3 dB cutoff frequency which is 15 MHz, 27 MHz, and 50 MHz, respectively. It is evident that for higher magnitudes of the input signal, the rectifier can be used at frequencies over 50 MHz, e.g. for input current with 100 \( \mu \)A magnitude the \( p_{DC} \) -3 dB cutoff frequency is 70 MHz. Note that because of the current offset for low frequencies the values of \( p_{DC} \) are higher than one.

The transient responses for frequencies 500 kHz, 1 MHz, and 5 MHz and input signal amplitude 20 \( \mu \)A are shown in Fig. 5. First at the frequency of 5 MHz a more significant distortion (mainly in the zero crossing area) can be observed, which is in agreement with the decreasing value of \( p_{DC} \) (Fig. 4a) and/or increasing value of \( p_{RMS} \) (Fig. 4b).

4. Conclusion

In this paper we have presented current-mode precision rectifier using a two-cell winner-takes-all circuit. The input signal has still to be divided into both cells, however no 180\(^\circ\) phase shift is required. A CMOS implementation of the precision rectifier has been proposed and using the the 0.35 \( \mu \)m TSMC CMOS technology further simulated. Based on the simulations the minimal amplitude of the input signal that can be rectified is 0.74 \( \mu \)A. Evaluating the DC value transfer \( p_{DC} \) and RMS error \( p_{RMS} \) the proposed circuit can be used to rectify signals of frequency up to 70 MHz if 5 \% error in current gain of the rectifier is assumed, i.e. for input current magnitude of 100 \( \mu \)A. For higher input current magnitudes the error in gain increases, however, signals of frequency over 70 MHz can be rectified.

Acknowledgements

Part of this work was done while Abhirup Lahiri was with the Div. of Electronics and Communications, Netaji Subhas Institute of Technology, Delhi, India.

The paper has been supported by scientific projects: GACR P102/10/P561, GACR P102/09/1681, MSM0021630513, FEKT-S-11-15.

References

J. KOTON, A. LAHIRI, N. HERENCSAR, K. VRBA, CURRENT-MODE DUAL-PHASE PRECISION FULL-WAVE RECTIFIER...


About Authors...

Jaroslav KOTON received the M.Sc. and Ph.D. degrees in Electrical Engineering and Communication from Brno University of Technology, Czech Republic, in 2005 and 2009, respectively. He is currently an Assistant Professor at the Department of Telecommunications of the Faculty of Electrical Engineering and Communication of Brno University of Technology, Czech Republic. His research is focused on linear- and nonlinear-circuits with current or voltage conveyors and current active elements. He is an author or co-author of about 65 research articles published in international journals or conference proceedings.

Abhirup LAHIRI has received Bachelor of Engineering (B.E.) degree from the Division of Electronics, Netaji Subhas Institute of Technology (erstwhile, Delhi Institute of Technology), University of Delhi, India. Currently he is with STMicroelectronics, Dept. of Technology Research and Development, Analog Mixed Signal Group, India. His research interests include mixed-mode circuit design, analog signal processing and noise analysis of circuits. He has authored and co-authored several international journal and conference papers and design ideas and has acted as a reviewer (by editor’s invitation) for international journals and conferences. B.E. Lahiri is a Member of ACEEE, IAENG and IACSIT.

Norbert HERENCSAR received the M.Sc. and Ph.D. degree in electrical engineering from the Brno University of Technology, Czech Republic, in 2006 and 2010, respectively. His research interests include analog filters, current-mode circuits, tunable frequency filter design methods, and oscillators. He is an author or co-author of about 55 research articles published in international journals or conference proceedings.

Kamil VRBA received the Ph.D. degree in Electrical Engineering in 1976, and the Prof. degree in 1997, both from the Technical University of Brno. Since 1990 he has been Head of the Dept. of Telecommunications, Faculty of Electrical Engineering and Computer Science, Brno University of Technology, Brno, Czech Republic. His research work is concentrated on problems concerned with accuracy of analog circuits and mutual conversion of analog and digital signals. In cooperation with AMI Semiconductor Czech, Ltd. (now ON Semiconductor Czech Republic, Ltd.) he has developed a number of novel active function blocks for analog signal processing such as universal current conveyor (UCC), universal voltage conveyor (UVC), programmable current amplifier (PCA), and others. He is an author or co-author of more than 650 research articles published in international journals or conference proceedings.