New Universal Current-mode Biquad Using Only Three ZC-CFTAs

Bhopendra SINGH¹, Abdhesh Kumar SINGH², Raj SENANI³

¹Dept. of Electronics and Communication, Vira College of Engineering, Bijnor UP, India
²Dept. of Electronics and Communication, ITS Engineering College, Greater Noida, UP, India
³Division of Electronics and Communication Engineering, Netaji Subhas Inst. of Technology, Sector-3, Dwarka, New Delhi 110078, India

mr_bhupendra1999@yahoo.co.in, abdheshks@yahoo.com, senani@nsit.ac.in

Abstract. The objective of this paper is to present a new universal current-mode biquad capable of providing all the five basic filter functions, namely, low pass (LP), band pass (BP), high pass (HP), band reject (BR) and all pass (AP) from the same configuration using only three Z-copy current follower transconductance amplifiers (ZC-CFTA) along with the provision of independent electronic tunability of the filter parameters $\omega_0$ and $Q_0$ (or bandwidth) through two separate DC bias currents while employing both grounded capacitors as desirable for integrated circuit implementation. The workability of the proposed structure is verified by PSPICE simulations based on CMOS implementation of the ZC-CFTA.

Keywords
Analog circuits, current mode circuits, Z-copy current follower transconductance amplifier (ZC-CFTA), universal filters, CMOS circuits.

1. Introduction
Recently, a new active element known as current follower transconductance amplifier (CFTA) has been introduced for analog circuit design in [1] and [2] and its various applications, such as those in realizing universal biquads and oscillators, have been presented in [3-6] and [10]. The universal biquad circuits of [3]-[5], although exhibit the important advantages of (i) realizability of all the five generic filter functions without requiring any component-matching conditions, (ii) independent electronic tunability of the filter parameters $\omega_0$ and $Q_0$, and (iii) employment of both grounded capacitors as preferred for IC implementation, but suffer from the drawback of employing four CFTAs (which is more than the minimum number of CFTAs actually necessary i.e. three). On the other hand, the circuit proposed in [6] accomplishes the advantages (i)-(iii) above with only three CFTAs but suffers from the drawbacks of (a) realizing neither a voltage mode nor a current mode but instead a transadmittance mode biquad (with voltage input and current outputs) and (b) needing an additional resistor also (apart from two grounded capacitors).

The object of this paper is to present a new ZC-CFTA-based universal biquad which offers all the three advantages (i)-(iii) quoted above like the circuits of [3]-[6], but by contrast, offers following advantages: (i) unlike the circuits of [3]-[5], which need four CFTAs, the new circuit needs only three CFTAs; (ii) unlike the circuit of [6] which needs an additional resistor, the new circuit does not require any additional resistor; (iii) unlike the circuit of [6], which is neither a VM nor a CM, the new circuit realizes all the five standard filter responses in proper current mode (CM). The proposed new circuit provides an additional advantage of the tuning of BW without disturbing angular frequency $\omega_0$ in comparison to the biquad of [7] which although uses only two Z-copy current inverter transconductance amplifiers (ZC-CITAs) (which are almost the same as ZC-CFTAs) but does not offer this advantage. The workability of the proposed structure has been confirmed by PSPICE simulations.

2. Z-copy Current Follower Transconductance Amplifier (ZC-CFTA)

The symbolic representation and the equivalent circuit of the ZC-CFTA are shown in Fig. 1.
The ZC-CFTA is characterized by the following set of equations

\[ V_f = 0, \quad i_z = i_{in} = i_f, \quad i_{x} = g_m V_{x}, \quad i_{z} = -g_m V_{z}. \] (1)

According to the above equations and equivalent circuit of Fig. 1, the input current \( i_{in} \) is transferred by the current follower to \( z \) terminal and the voltage drop at the terminal \( z \) is transformed into currents \( i_{x} \) and \( i_{z} \) at the terminals \( x \) and \( z \) respectively using transconductance \( g_m \), which is electronically-controllable by an external bias current. The copy of \( z \) terminal current is conveyed to \( zc \) terminal. An exemplary CMOS implementation of the ZC-CFTA is shown in Fig. 2, which has been obtained by an appropriate modification of the structure published earlier in [4]. The transconductance \( g_m \) of the ZC-CFTA is given by

\[ g_m = \sqrt{I_{set} \mu C_{ox} (W/L)} \] (2)

where \( I_{set} \) controls the transconductance \( g_m \), \( \mu \) is free electron mobility of channel, \( C_{ox} \) is the gate oxide capacitance per unit area as \( W/L \) is the aspect ratios of the identical MOSFETs \( M_{13} \) and \( M_{14} \) forming the differential pair.

![Fig. 2. An exemplary CMOS implementation of the ZC-CFTA.](image)

![Fig. 3. New current mode universal biquad configuration using ZC-CFTAs.](image)

### 3. Proposed Universal Biquad Employing only Three ZC-CFTAs

The proposed circuit is shown in Fig. 3. An analysis of the proposed circuit of Fig. 3 reveals the following current transfer functions

\[ \frac{I_{BP}}{I_{in}} = -s \left( \frac{g_{m1}}{C_1} \right), \] (3)

\[ \frac{I_{LP}}{I_{in}} = \left( \frac{g_{m2} g_{m3}}{C_1 C_2} \right), \] (4)

\[ \frac{I_{HP}}{I_{in}} = \frac{s^2}{D}. \] (5)

Adding the output currents \( I_{LP} \) and \( I_{HP} \), one obtains

\[ I_{BR} = I_{LP} + I_{HP} \] which is given by

\[ \frac{I_{BR}}{I_{in}} = \frac{s^2 + \left( \frac{g_{m2} g_{m3}}{C_1 C_2} \right)}{D}. \] (6)

Lastly, adding \( I_{LP}, I_{BP} \) and \( I_{HP} \) to get \( I_{AP} = I_{LP} + I_{HP} + I_{BP} \), one obtains

\[ \frac{I_{AP}}{I_{in}} = \frac{s^2 - s \left( \frac{g_{m1}}{C_1} \right) + \left( \frac{g_{m2} g_{m3}}{C_1 C_2} \right)}{D}. \] (7)

where \( D \) is given by

\[ D = s^2 + \left( \frac{g_{m1}}{C_1} \right) + \left( \frac{g_{m2} g_{m3}}{C_1 C_2} \right). \] (8)
It is, thus, seen that the proposed circuit is capable of realizing all the five basic functions, without requiring any component-matching or realization conditions.

From (3)-(8), the various filter parameters are given by

\[ \omega_0 = \sqrt{\frac{g_{m2} g_{m3}}{C_1 C_2}}, \]  
\[ BW = \left( \frac{g_{m1}}{C_1} \right)^2, \quad Q_0 = \frac{1}{g_{m1}} \sqrt{\frac{C_1 g_{m2} g_{m3}}{C_2}}, \]  

whereas \( H_0 \) is unity in all the cases.

It is clear from (9) and (10) that \( \omega_0 \) can be tuned independently of BW in case of band pass and notch filter, former by \( g_{m2} \) and/or \( g_{m3} \) and the later by \( g_{m1} \), while keeping the gain constant.

In order to attain all the five filter outputs simultaneously, one requires ZC-CFTA1 with two more outputs of X- type, ZC-CFTA2 with two more ZC outputs and ZC-CFTA3 with two more X+ type outputs.

It is, thus, seen that the proposed circuit employs one less active building block (ABB) in comparison to the universal biquads published earlier in [3]-[6] and yet exhibits all the properties of the earlier circuits, in that, it realizes all the five basic filter functions with electronic tunability of two parameters\(^1\) namely, \( \omega_0 \) and \( Q_0 \) (or bandwidth), offers ideally zero input impedance and explicit current outputs at high impedance nodes in all cases while employing both grounded capacitors as preferred for IC implementation.

4. Sensitivity Analysis

The effect of changes in active/passive element values on the various filter parameters is determined by evaluating sensitivity coefficients which are found to be as follows

\[ S_{\omega_0}^{\omega_0} = S_{\omega_0}^{Q_0} = -S_{\omega_0}^{\omega_0} = -S_{\omega_0}^{Q_0} = \frac{1}{2}, \]  
\[ S_{Q_0}^{\omega_0} = -S_{Q_0}^{Q_0} = 1, \]  
\[ S_{Q_0}^{Q_0} = -1, \]  

\( \omega_0 \) and \( Q_0 \) being the external DC bias current for this CFTA. In this case, the grounded resistor \( R \) can be realized by a simple two-MOSFET-resistor [8] to obtain a version suitable for CMOS implementation. With this modification, the gain factor \( H_0 \) of all the realized filters can also be independently tuned by this additional bias current \( I_{set} \). It is worth pointing out that for voltage mode circuits, an ineffective.

From (11)-(14) it is clear that all the sensitivities of the various parameters of the filters realized from the proposed configuration are very low.

5. Effect of Main Parasitic Impedances and Non-idealities

For more accurate analysis, the effects of main parasitic impedances and non-idealities are to be taken into account. The model for ZC-CFTA including various parasitics is shown in Fig. 5. In case of non-ideal ZC-CFTA, relationships of current and voltages in equation (1) can be rewritten as

\[ V_f = 0, \quad i_z = i_{zc} = \alpha i_f, \quad i_z = \beta g_m V_z, \quad i_{zc} = -\beta g_m V_z. \]  

where \( \alpha = 1 - \varepsilon_i \) and \( \varepsilon_j (|\varepsilon| << 1) \) is the current tracking error from \( f \) to \( Z \) and \( ZC \) terminals. The transconductance inaccuracy factor from \( Z \) to \( X+/- \) terminal is denoted by \( \beta \).
The effect of above mentioned parasitic impedances consists in adding the \( R \) parasitic resistance at terminal \( Z \) and increasing the working capacitances \( C_1 \) and \( C_2 \) to \( C_1' \) and \( C_2' \) respectively by absorbing the parasitics as addition to these external capacitances. Non ideality of current gain parameter \( \alpha \), transconductance inaccuracy factor \( \beta \), parasitic resistances and capacitances at terminal \( Z \), modify the current transfer function in equation (3) to

\[
\frac{I_{BP}}{I_{in}} = \frac{1}{S^2 + S \left( \frac{\alpha_2 \beta_1 g_{m1}}{C_1'} + \frac{\alpha_2 \beta_1 g_{m1}}{C_1' R_{Z3}} \right) + \frac{\alpha_2 \beta_1 g_{m2}}{C_1' C_2' R_{Z3}}} - \frac{-\alpha_2 \beta_1 g_{m1}}{C_1' C_2' R_{Z3}}
\]

where \( C_1' = C_1 + C_{z1} + C_{z2} \),

\( C_2' = C_2 + C_{z3} \),

\( R_{Z2}' = R_{Z2} \parallel R_{z1} \)

and \( R_z \) and \( C_z \) are the parasitic resistance and capacitance appearing at terminal \( Z \) of respective number of ZC-CFTA.

Natural frequency, bandwidth and gain for the circuit shown in Fig.3 are now modified to

\[
\omega_b = \sqrt{\frac{g_{m2} g_{m3}}{C_1' C_2'} \left( \beta_2 \beta_1 \alpha_1 \alpha_2 + \frac{1}{g_{m2} g_{m3} R_{Z2} R_{Z3}} + \frac{\alpha_2 \beta_1 g_{m1}}{g_{m2} g_{m3} R_{Z3}} \right)}
\]

\[
BW = \frac{g_{m1}}{C_1'} \left( \frac{\alpha_2 \beta_1}{C_1' R_{Z2} g_{m1}} + \frac{1}{R_{Z2} g_{m1}} \right)
\]

\[
H_0 = 1 + \frac{1}{\alpha_2 \beta_1 g_{m2} \left( C_1' R_{Z2}' + \frac{1}{R_{Z3}} \right)}
\]

The tunability of \( f_0 \) for band pass filter has been verified by the circuit of Fig. 3 designed for values of \( f_0 \) as 1.157 MHz, 1.735 MHz, 2.268 MHz, by varying \( g_{m1}, g_{m2} \) and \( g_{m3} \) simultaneously with the values of bias currents \( I_0 \) (i.e. \( I_0 = I_{set1} = I_{set2} = I_{set3} \)) taken as 20 \( \mu \)A, 60 \( \mu \)A and 180 \( \mu \)A respectively, at constant \( Q = 1 \) (Fig. 6). The bandwidth values 1.348 MHz, 1.915 MHz, 2.45 MHz, were obtained by varying \( g_{m1} \) through the bias currents \( I_{set} \) taken as 20 \( \mu \)A, 60 \( \mu \)A, and 180 \( \mu \)A respectively and \( I_{set} = I_{set1} = I_{set2} = I_{set3} = 180 \mu \)A for maintaining a constant center frequency of 2.286 MHz (see Fig. 7). The circuit is designed to obtain LP, BR, BP, HP and AP responses with \( f_0 = 1.1 \) MHz and \( Q = 1 \) (simulation results for the same are shown in Fig. 8 and Fig. 9).

6. SPICE Simulation Results

The proposed biquad has been simulated in PSPICE using CMOS ZC-CFTA of Fig. 2 with component values: \( C_1 = C_2 = 16 \) pF and DC power supply voltages taken as \( V_{ee} = 1.5 \) V, \( V_{cc} = -1.5 \) V and \( V_1 = 0.5 \) V. The dimensions of the MOSFETs were taken as shown in Tab. 1. The simulation was carried out using TSMC 0.35\( \mu \)m CMOS technology parameters shown in Tab.2.

The tunability of \( f_0 \) for band pass filter has been verified by the circuit of Fig. 3 designed for values of \( f_0 \) as 1.157 MHz, 1.735 MHz, 2.268 MHz, by varying \( g_{m1}, g_{m2} \) and \( g_{m3} \) simultaneously with the values of bias currents \( I_0 \) (i.e. \( I_0 = I_{set1} = I_{set2} = I_{set3} \)) taken as 20 \( \mu \)A, 60 \( \mu \)A and 180 \( \mu \)A respectively, at constant \( Q = 1 \) (Fig. 6). The bandwidth values 1.348 MHz, 1.915 MHz, 2.45 MHz, were obtained by varying \( g_{m1} \) through the bias currents \( I_{set} \) taken as 20 \( \mu \)A, 60 \( \mu \)A, and 180 \( \mu \)A respectively and \( I_{set} = I_{set1} = I_{set2} = I_{set3} = 180 \mu \)A for maintaining a constant center frequency of 2.286 MHz (see Fig. 7). The circuit is designed to obtain LP, BR, BP, HP and AP responses with \( f_0 = 1.1 \) MHz and \( Q = 1 \) (simulation results for the same are shown in Fig. 8 and Fig. 9).

Table 1. Dimensions of CMOS transistors.

<table>
<thead>
<tr>
<th>Transistor type</th>
<th>Transistor name</th>
<th>W(( \mu )m)</th>
<th>L(( \mu )m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMOS</td>
<td>M1, M4</td>
<td>1.4</td>
<td>0.35</td>
</tr>
<tr>
<td>PMOS</td>
<td>M2, M13</td>
<td>2.8</td>
<td>0.35</td>
</tr>
<tr>
<td>PMOS</td>
<td>M3</td>
<td>2.71</td>
<td>0.35</td>
</tr>
<tr>
<td>NMOS</td>
<td>M5, M6</td>
<td>0.7</td>
<td>0.35</td>
</tr>
<tr>
<td>NMOS</td>
<td>M7, M8</td>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 2. CMOS process parameters.

In addition to the above, transient response of the band pass filter is shown in Fig. 10, with a 1.157 MHz sinusoidal input current signal having 15 \( \mu \)A peak value applied at the input of the filter. Total harmonic distortion (THD) analysis has been carried out on BP filter at \( f_0 = 1.157 \) MHz at various sinusoidal peak input currents and results for the same are shown in Fig. 13.

Simulated DC transfer characteristics are shown in Fig. 14 where it is shown that linear range of ZC-CFTA is from -25 \( \mu \)A to 22.5 \( \mu \)A. The dynamic range is 1 nA to \( 10^{-3} \) A and THD percentage would be low till input current
does not exceed ± 22.5 μA (at $f_0 = 1.1$ MHz). The simulation results of the proposed circuit shown in Fig.6 – 14, thus, are seen to confirm the validity of the theoretical results.

![Fig. 6. Simulated result of BP filter with different $f_0$ (keeping $Q = 1$).](image)

![Fig. 7. Simulated result of BP filter showing variation in BW with change in $g_{m1}$.](image)

![Fig. 8. Simulated frequency response of BP, LP, HP and BR filter.](image)

![Fig. 9. Simulated gain and phase response of AP filter.](image)
Fig. 10. Transient response of BP filter at $f_0 = 1.157$ MHz.

Fig. 11. Large signal behavior of the bandpass filter (at $f_0 = 1.1$ MHz with peak input of 23 $\mu$A).

Fig. 12. Step response of the BP filter.

Fig. 13. THD variations of the output waveform of the BP filter.
7. Concluding Remarks

A new CFTA-based universal biquad has been presented which offers all the advantages of its predecessors of [3]-[6] namely, (i) realisability of all the five generic filter functions without requiring any component-matching conditions; (ii) independent electronic tunability of the filter parameters $\omega_0$ and BW; and (iii) employment of both grounded capacitors as preferred for IC implementation. When compared with the four-CFTA circuits of [3]-[5], the new circuit has the advantage of requiring only three CFTAs. On the other hand, when compared to three-CFTA biquad of [6], the new circuit has the advantage of (i) not requiring any additional resistor as in [6], and (ii) providing a true CM operation unlike the transadmittance operation as in the circuit of [6]. The workability of the proposed structure has been confirmed by PSPICE simulation results.

The paper has, thus added a new universal biquad, having advantageous features as shown above, to the existing repertoire [3]-[6] of CFTA-based analog circuits.

Lastly, it may be mentioned that for realizing electronically controllable functions use of OTAs is well established, the use of CCCIIs is rigorously being investigated recently but by contrast, CDTAs as well as CFTAs are relatively newer building blocks from a wide variety of possible new building blocks, see [1]. Consequently, very few publications have appeared on CFTAs and its full potential is still to be exploited. In view of this, we believe that newer applications of CFTAs deserve to be investigated further.

Acknowledgements

This work was performed at Analog Signal Processing Research Lab, NSIT, New Delhi. The authors thank the anonymous reviewers for their constructive suggestions and comments.

References


About Authors ...

Bhopendra SINGH was born on June 10, 1977 at Bijnor, UP, India. He obtained BE from Gulbarga University, Karnataka, India in 1999 and M. Tech in VLSI design from Uttar Pradesh Technical University, Lucknow, Uttar Pradesh, India, in 2009. He has been with the Electronics and Communication Engineering Department, Vira college of Engineering, Bijnor, Uttar Pradesh, India since 2000. Currently, he is pursuing PhD from Gautam Buddha Technical University, Lucknow, Uttar Pradesh, India. His areas of research interest are electronic communication, analog signal processing and analog integrated circuits.

Abdhesh Kumar SINGH was born on December 20, 1965 at Dumra, Purnia, Bihar, India. He obtained his M.Sc. in 1991 and M.Tech in Electronics and Communication Engineering in 2007 from IASE Sadarsahar University, Rajasthan, India. He obtained PhD in the area of Analog Integrated Circuits and Signal Processing, from Netaji Subhas Institute of Technology (NSIT), University of Delhi, in 1999. He is a Professor in Electronics and Communication Engineering Department of ITS, Engineering College, Greater Noida, India. His teaching and research interests are in the area of Analog Electronics, Signals and Systems, Filter design, Analog Integrated Circuits, DSP and VLSI design. He has published 33 research papers in various international journals.

Raj SENANI was born on March 14, 1950 at Budaun, UP, India. He received B. Sc from Lucknow University in 1966, B.Sc. Engg. from Harcourt Butler Technological Institute, Kanpur in 1971, M.E. (Honors) from Motilal Nehru National Institute of Technology (MNNIT), Allahabad in 1974 and Ph.D in Electrical Engg. from the University of Allahabad in 1988. He is currently Head of Division of ECE and the institute Director at Netaji Subhas Institute of Technology, New Delhi, India. Professor Senani’s teaching and research interests are in the areas of Bipolar and CMOS analog integrated circuits, Current–mode Signal Processing, Electronic Instrumentation, Chaotic Nonlinear circuits and Trans-linear circuits. He has authored or co-authored 130 research papers in various international journals. He is serving as an Associate Editor of Circuits, Systems and Signal Processing, Birkhauser Boston, since 2003 and has been functioning as Editorial reviewer for a number of IEEE (USA), IEE (UK) and other international journals.