# A CMOS DCCII with a Grounded Capacitor Based Cascadable All-Pass Filter Application

Bilgin METIN<sup>1</sup>, Norbert HERENCSAR<sup>2</sup>, Kamil VRBA<sup>2</sup>

<sup>1</sup>Dept. of Management Information Systems, Bogazici University, Hisar Campus, 34342 Bebek-Istanbul, Turkey <sup>2</sup>Dept. of Telecommunications, Brno University of Technology, Purkynova 118, 612 00 Brno, Czech Republic

bilgin.metin@boun.edu.tr, herencsn@feec.vutbr.cz, vrbak@feec.vutbr.cz

**Abstract.** The differential current conveyor (DCCII) is a versatile current-mode active element, which has a current differencing capability. In this study, a new CMOS DCCII implementation is introduced. As an application example, a novel voltage-mode (VM) first-order all-pass filter (APF) is presented. The proposed VM APF employs two resistors, grounded capacitor and has high-input impedance for cascadability. Simulation and experimental results are given to verify the operation of the circuit.

# **Keywords**

All-pass filter, analog filter, differential current conveyor, DCCII, voltage-mode circuit.

#### 1. Introduction

An all-pass filter (APF) is a special type of filter, which can modify the phase of the input signal while keeping its amplitude constant. For the voltage-mode (VM) APFs highinput impedance is important, if these circuits are used as a load to another analog filter in the signal-processing path for compensating phase shifts. Due to this property, there is no need for an additional buffer or current conveyor (CC) for cascading and it decreases the number of active elements in the design. In the current technical literature, several VM first-order APFs were proposed employing various high-performance active building blocks (ABBs) [1]-[16], [18]-[21]. These filters have different useful properties depending on the individual circuit as they are summarized in Tab. 1. For example, the all-pass filters based on the second-generation current conveyor (CCII) in [1] and [6] employ a grounded capacitor, but they do not have a highinput impedance property and the circuit in [1] has disadvantage of using three resistors. The all-pass filters in [2]-[5] employing single second- or third-generation CC do not have a grounded capacitor and they are not cascadable. Two cascadable all-pass filters with high-input impedance feature were proposed using single minus-type CCII in [7], but they use a floating capacitor and three resistors. The circuits in [8] and [9] are based on the dual-output CCII and modified CCII, respectively, enjoy having both high-input

impedance and grounded capacitor. Also circuits in [10]-[15] have both high-input impedance and grounded capacitor, but only filters in [10], [12]-[14] provide low-output impedance feature simultaneously. The filter in [10] includes two differential voltage CCs (DVCCs) and circuits in [11]-[13] employ two differential difference CCs (DD-CCs). The circuits in [14] and [15] employ fully differential CC (FDCCII). As drawback of solutions [12] and [13] the usage of four or three passive elements can be mentioned, respectively, but all in grounded form. The circuit in [16] with a grounded capacitor and single DDCC only provides low-output impedance. In the literature [17] different kinds of ABBs exist and those are also used in the design of all-pass filter circuits. The circuit in [18] is cascadable and has a grounded capacitor, but the active element called voltage differencing-differential input buffered amplifier (VD-DIBA) is an interconnection of two active elements such as an operational transconductance amplifier and differential input voltage buffer. Hence, it may includes large number of transistor. All-pass filters in [19]-[21] using single current-controlled current differencing buffered amplifier (C-CDBA), current-controlled inverting CDBA, or universal voltage conveyor (UVC), respectively, have floating capacitor and low-output impedance feature. Unfortunately, from these three referred circuits only the UVC-based APF in [21] features with high-input impedance simultaneously.

In addition to above listed ABBs, the differential current conveyor (DCCII) was introduced in 1996 [22] as the first current-mode active element with current differencing capability. However, in the literature it has not received as much as attention than the conventional CDBA presented in 1999 [23]. In fact, the DCCII combines the simplicity of the classical CCII [24] with current differencing feature of the CDBA. Therefore, the DCCII looks like a CDBA for current differencing operation, but it has an additional voltage terminal like CCII, which has high-input impedance and can be useful for cascading VM circuits. In addition, the DCCII includes fewer numbers of transistors than CDBA, which has a supplementary voltage buffer stage. In this study, to increase the variety of DCCII circuits in the literature, its novel implementation using the Taiwan Semiconductor Manufacturing Company (TSMC) 0.35 µm level-3 [25] CMOS process parameters is proposed. High-input impedance feature

| Reference            | ABB          | No. of | No. of     | No. of    | Grounded  | No matching | High-input | Low-output |
|----------------------|--------------|--------|------------|-----------|-----------|-------------|------------|------------|
|                      | type#        | ABBs   | transistor | resistors | capacitor | constraints | impedance  | impedance  |
| [1]                  | CCII+        | 1      | X          | 3         | yes       | no          | no         | no         |
| [2]                  | CCII-/CCCII- | 1      | D          | 2/1       | no        | no          | no         | no         |
| [3]                  | CCIII–       | 1      | 24*        | 3/2       | no        | no          | no         | no         |
| [4]                  | CCII+        | 1      | D          | 2         | no        | no          | no         | no         |
| [5]                  | CCII-/CCCII- | 1      | D          | 2/1       | no        | no          | no         | no         |
| [6]                  | CCII-/CCCII- | 1      | 13*        | 2/1       | yes       | no          | no         | no         |
| [7]                  | CCII–        | 1      | X          | 3         | no        | no          | yes        | no         |
| [8]                  | DO-CCII      | 1      | 23*        | 2         | yes       | no          | yes        | no         |
| [9]                  | MCCII-       | 1      | 21*        | 2         | yes       | no          | yes        | no         |
| [10]                 | DVCC+        | 2      | 24         | 1         | yes       | yes         | yes        | yes        |
| [11]                 | DDCC         | 2      | 44         | 0         | yes       | yes         | yes        | no         |
| [12]                 | DDCC+        | 2      | 24         | 3         | yes       | yes         | yes        | yes        |
| [13]                 | DDCC+        | 2      | 24         | 2         | yes       | no          | yes        | yes        |
| [14]                 | FDCCII       | 1      | 36*        | 1         | yes       | yes         | yes        | yes        |
| [15]                 | FDCCII       | 1      | 44*        | 1         | yes       | yes         | yes        | no         |
| [16]                 | DDCC+        | 1      | 18         | 1         | yes       | yes         | no         | yes        |
| [18]                 | VD-DIBA      | 1      | D          | 0         | yes       | yes         | yes        | yes        |
| [19]                 | C-CDBA       | 1      | 37*        | 1         | no        | no          | no         | yes        |
| [20]                 | C-ICDBA      | 1      | 30*        | 0         | no        | no          | no         | yes        |
| [21]                 | UVC          | 1      | 40*        | 2         | no        | no          | yes        | yes        |
| Proposed - simulated | DCCII        | 1      | 21*        | 2         | yes       | no          | yes        | no         |
| Proposed - measured  | DCCII        | 2      | D          | 2         | yes       | no          | yes        | yes        |

Tab. 1. Comparison of previously published VM all-pass filters (Note: # Refer Appendix for nomenclature of the ABBs, \* Ideal current sources assumed, X Simulations or experiments not provided, D Direct ICs used).

of the DCCII is with advantage used in a novel cascadable VM first-order APF design as an application example. The proposed circuit includes a single DCCII, a grounded capacitor, and two resistors. Here it is worth mentioning that, similarly to the circuits in [6], [8], [9], [13], the proposed circuit includes a grounded capacitor in series to X terminal, which may affect the high frequency behavior of the filter. In addition, analogous to circuits in [1]–[9], [13], [19]–[21], the proposed circuit requires a simple resistor matching condition. Note that in the current integrated circuit (IC) technologies it is possible to match resistors with much better precision than 0.1 % [26]. Although these new IC technologies also offer floating capacitor realization possibility as a double poly (poly1-poly2) or metal-insulator-metal (MIM) capacitor [27], widely accepted are those filters that employ only grounded capacitors. Compared to floating counterparts, grounded IC capacitors have less parasitics that can be significant from the performance standpoint. In the introduced APF both resistors are in series to X terminals, which is an advantage, because unwanted effects of the parasitic resistances at X terminals can be compensated by choosing sufficiently high resistor values. In addition, due to the highinput impedance of the circuit there will be no need for an additional buffer or CC for cascading and this will decrease the number of active elements in the design. The theoretical results are verified by SPICE simulations and the behavior of the proposed circuit is also experimentally measured using the readily available current feedback amplifiers (CFAs) AD844 ICs produced by the Analog Devices, Inc. Thanks to the voltage buffer in the output part of the CFA used in experiments, the proposed APF also has low-output impedance, and therefore, it is fully cascadable.

# 2. The DCCII and Proposed CMOS Implementation

The differential current conveyor (DCCII) [22] is a four-terminal ABB and its circuit symbol is shown in Fig. 1(a). The difference of the currents at the  $X_P$  and  $X_N$ terminals are reflected to the Z terminal. The potential of the Y terminal is copied to the  $X_P$  and  $X_N$  terminals. Considering the non-idealities caused by the physical implementation of the DCCII, the relationship between port currents and voltages can be described by the following hybrid matrix:

$$\begin{bmatrix} v_{\rm XN} \\ v_{\rm XP} \\ i_{\rm Z} \\ i_{\rm Y} \end{bmatrix} = \begin{bmatrix} 0 & 0 & \beta_{\rm N} \\ 0 & 0 & \beta_{\rm P} \\ \alpha_{\rm P} & -\alpha_{\rm N} & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} i_{\rm XP} \\ i_{\rm XN} \\ v_{\rm Y} \end{bmatrix}$$
(1)

where ideally  $\beta_N = \beta_P = 1$  and  $\alpha_N = \alpha_P = 1$  that represent the voltage and current transfer ratios of the DCCII, respectively.

The realization of the CMOS DCCII shown in Fig. 1(b) was derived from the C-CDBA/C-ICDBA and CCCII structures presented in [19], [20], and [28], respectively. In Fig. 1(b), transistors  $M_1$ – $M_4$ ,  $M_{18}$ , and  $M_{19}$  realize a mixed translinear loop, which transfers Y terminal potential to both  $X_N$  and  $X_P$  terminals. Transistors  $M_5$ – $M_{10}$  and  $M_{12}$  provide biasing for the mixed translinear loop. Transistors  $M_{11}$ ,  $M_{13}$ – $M_{19}$ ,  $M_{20}$ , and  $M_{21}$  form a current differencing circuit at the Z terminal for the input currents flowing in to the  $X_N$  and  $X_P$  terminals.



Fig. 1. (a) Circuit symbol of DCCII and (b) its proposed CMOS implementation.

# **3.** Application Example: A Cascadable All-Pass Filter with Grounded Capacitor

The proposed first-order all-pass filter using a single DCCII, two resistors, and one grounded capacitor is shown in Fig. 2. Its voltage transfer function can be expressed as:

$$\frac{V_o}{V_i} = \frac{2 + 2sCR_1 - sCR_2}{2 + 2sCR_1}.$$
 (2)

Here it should be emphasized that the presented circuit has resistors in series to its X terminals. Hence, by selecting sufficiently high values of  $R_1$  and  $R_2$  the unwanted effects of the parasitic resistors at the X terminals to the operation and resistor matching condition of the circuit can be easily compensated. Assuming  $4R = R_2 = 4R_1$ , (2) reduces to:

$$\frac{V_o}{V_i} = \frac{1 - sCR}{1 + sCR}.$$
(3)

Considering non-idealities given in (1), the following transfer function is obtained:

$$\frac{V_o}{V_i} = \frac{(1+\alpha_{\rm P})\beta_{\rm P} + (1+\alpha_{\rm P})\beta_{\rm P}sCR_1 - \alpha_{\rm N}\beta_{\rm N}sCR_2}{(1+\alpha_{\rm P}) + sCR_1(1+\alpha_{\rm P})}.$$
 (4)

For a known current and voltage gain values, a resistor matching value of k ( $R_2 = kR_1 = kR$ ) can be obtained that can compensate for effect of active element non-idealities as follows:  $2R_1 (1 + \alpha_1)$ 

$$k = \frac{2\beta_{\rm P}(1+\alpha_{\rm P})}{\beta_{\rm N}\alpha_{\rm N}}.$$
 (5)

The parasitics in the physical realization of the current conveyors limit the high frequency of operation. Therefore, the  $\alpha(s)$  and the  $\beta(s)$  are respectively the current and voltage transfer ratios of the DCCII and they can be described by the following first-order functions:

$$\alpha_{\mathrm{N},\mathrm{P}}(s) = \frac{\alpha_0}{1 + s\tau_{\alpha}}, \quad \beta_{\mathrm{N},\mathrm{P}}(s) = \frac{\beta_0}{1 + s\tau_{\beta}} \tag{6}$$



Fig. 2. The proposed first-order all-pass filter employing a DCCII.

where the  $\alpha_0$  and  $\beta_0$  are the values of the current and the voltage transfer ratios and  $\omega_{\alpha} = 1/\tau_{\alpha}$  and  $\omega_{\beta} = 1/\tau_{\beta}$  represent their corresponding poles. Here for simplicity, the current and voltage gains at low frequencies are assumed to be equal to  $\alpha_0$  and  $\beta_0$ , respectively. Combining (6) with non-ideal transfer function in (4) for  $4R = R_2 = 4R_1$ , the frequency dependent transfer function of the presented circuit can be expressed as follows:

$$\frac{V_o(s)}{V_i(s)} = \beta_0 \frac{(1 + s\tau_\alpha)(1 + sCR) + (1 - 3sCR)\alpha_0}{(1 + sCR)(1 + s\tau_\beta)(1 + \alpha_0 + s\tau_\alpha)}.$$
 (7)

Equation (7) shows that the presented circuit can still work as first-order all-pass filter for  $\{\tau_{\alpha}, \tau_{\beta}\} \ll CR$  and there is no stability problem due to the frequency dependency of the current and voltage gains.

## 4. Simulation Results

To verify the theoretical analyses, the proposed CMOS DCCII implementation in Fig. 1(b) is examined using the SPICE simulation program. In the simulations, the TSMC 0.35  $\mu$ m level-3 SPICE parameters were used that are listed in Tab. 2 [25]. The aspect ratios of the MOS transistors are given in Tab. 3. The DC supply voltages are  $\pm 2.5$  V and the biasing current is 400  $\mu$ A. The voltage and current characteristics of the introduced DCCII are given in Fig. 3. Main parameters of the proposed DCCII are summarized in Tab. 4.

.MODEL CMOSN NMOS (LEVEL = 3 TOX = 7.9E-9 NSUB = 1E17 GAMMA = 0.5827871 PHI = 0.7 VTO = 0.5445549 + DELTA = 0 UO = 436.256147 ETA = 0 THETA = 0.1749684 KP = 2.055786E-4 VMAX = 8.309444E4 KAPPA = 0.2574081 + RSH = 0.0559398 NFS = 1E12 TPG = 1 XJ = 3E-7 LD = 3.162278E-11 WD = 7.046724E-8 CGDO = 2.82E-10 + CGSO = 2.82E-10 CGBO = 1E-10 CJ = 1E-3 PB = 0.9758533 MJ = 0.3448504 CJSW = 3.777852E-10 MJSW = 0.3508721) .MODEL CMOSP PMOS (LEVEL = 3 TOX = 7.9E–9 NSUB = 1E17 GAMMA = 0.4083894 PHI = 0.7 VTO = -0.7140674 + DELTA = 0 UO = 212.2319801 ETA = 9.999762E-4 THETA = 0.2020774 KP = 6.733755E-5 VMAX = 1.181551E5 KAPPA = 1.5 + RSH = 30.0712458 NFS = 1E12 TPG = -1 XJ = 2E-7 LD = 5.000001E-13 WD = 1.249872E-7 CGDO = 3.09E-10 + CGSO = 3.09E-10 CGBO = 1E-10 CJ = 1.419508E-3 PB = 0.8152753 MJ = 0.5 CJSW = 4.813504E-10 MJSW = 0.5)

**PMOS Transistors**  $W(\mu m)$ L(µm)  $M_3, M_4, M_{19}, M_{20}$ 0.35 60  $M_5-M_7$ 30 2 30 M<sub>12</sub>, M<sub>13</sub>, M<sub>16</sub> 1 2 60 M<sub>17</sub> NMOS Transistors  $W(\mu m)$  $L(\mu m)$ M<sub>1</sub>, M<sub>2</sub>, M<sub>18</sub>, M<sub>21</sub> 20 0.35  $M_8, M_9$ 10 2 10 1  $M_{10}, M_{11}, M_{14}$ 20 2  $M_{15}$ 

Tab. 2. TSMC 0.35  $\mu$ m level-3 CMOS parameters [25].

| Tab. | 3. | Aspect | ratio | of the | MOS | transistors | in | DCCIL |
|------|----|--------|-------|--------|-----|-------------|----|-------|
|------|----|--------|-------|--------|-----|-------------|----|-------|

| Parameter   | Value  |
|---|--|
| Linearity $v_{\rm XN}/v_{\rm Y}$ , $v_{\rm XP}/v_{\rm Y}$ (V)                           | both $-1.23 \rightarrow 1.13$                    |
| Linearity $i_Z/i_{XN}$ , $i_Z/i_{XP}$ (mA)  | $-0.75 \rightarrow 0.96, -2.77 \rightarrow 2.23$ |
| $v_{\rm XN}/v_{\rm Y}, v_{\rm XP}/v_{\rm Y}$ gains ( $\beta_{\rm N}, \beta_{\rm P}$ )   | both 0.983                                       |
| $i_{\rm Z}/i_{\rm XN}, i_{\rm Z}/i_{\rm XP}$ gains ( $\alpha_{\rm N}, \alpha_{\rm P}$ ) | 1.074, 1.087                                     |
| $v_{\rm XN}/v_{\rm Y}, v_{\rm XP}/v_{\rm Y} f_{-3\rm dB}$ (GHz)                         | both 7.2   |
| $i_{\rm Z}/i_{\rm XN}, i_{\rm Z}/i_{\rm XP} f_{-3\rm dB}$ (MHz)                         | 350, 432   |

Tab. 4. Main parameters of the proposed DCCII given in Fig. 1(b).

The simulations shows that the current gain  $\alpha_N$  of the DCCII a bit alters from  $\alpha_{\rm P}$  while the voltage gains  $\beta_{\rm N}$  and  $\beta_{\rm P}$  are equal. The  $f_{-3dB}$  frequency of voltage transfers is significantly higher than cut-off frequency of the current transfers.

The passive element values of the all-pass filter in Fig. 2 were chosen as  $R_1 = 2 \ k\Omega$ ,  $R_2 = 8 \ k\Omega$ , and C = 200 pF to obtain a phase shift of 90° at pole frequency of  $f_0 \approx 398$  kHz. The phase and gain responses of the allpass filter are illustrated in Fig. 4. The total harmonic distortion (THD) variation with respect to amplitude of the applied sinusoidal input voltage at the pole frequency of the all-pass filter is shown in Fig. 5. The THD rapidly increases when the input signal is increased beyond 0.85 V amplitude. An input with the amplitudes of 0.3 V, 0.6 V, and 0.9 V yields THD values of 0.029 %, 0.051 %, and 0.623 %, respectively. The total power dissipation of the circuit is found as 14.3 mW. Moreover, using the INOISE and ONOISE statements, the input and output noise behavior with respect to frequency has also been simulated, as it is shown in Fig. 6. The equivalent input and output noises at  $f_0 \approx 398$  kHz are found as 43.29 and 39.37 nV/ $\sqrt{\text{Hz}}$ , respectively.

The SPICE simulations confirm the feasibility of the proposed circuit and results are in good agreement with theory. Note that the inconsistencies in magnitude and phase characteristics are due to the non-idealities discussed in Section 3.



Fig. 3. Characteristics of the proposed DCCII implementation.



Fig. 4. Ideal and simulated gain and phase responses for the presented first-order all-pass filter.



Fig. 5. THD variations versus amplitudes of the applied sinusoidal input voltages at  $f_0 \approx 398$  kHz.



Fig. 6. Input and output noise variations versus frequency.



Fig. 7. Realization of the proposed circuit with a DCCII that includes of two AD844s for the experiment.



Fig. 8. Ideal and measured all-pass gain and phase responses.



**Fig. 9.** The photograph of the experimental result for Lissajous ellipse at the pole frequency (horizontal and vertical scales are 0.2 V/division).

# 5. Experimental Results

In order to confirm the simulation results, the behavior of the proposed APF has also been verified by experimental measurements. The DCCII in Fig. 7 employs two commercially available CFAs AD844 ICs. Here should be noted that the output circuitry of CFA is voltage buffer. Hence, using the full potential of the CFA2, the proposed APF has both high-input and low-output impedances, simultaneously. The supply voltages are  $V_{DD} = -V_{SS} = 12$  V. The proposed APF with a pole frequency of  $f_0 \cong 31.8$  kHz is designed with passive element values of  $R_1 = 500 \Omega$ ,  $R_2 = 2 k\Omega$ , C = 10 nF, and the results are shown in Fig. 8. Note that the passive element tolerances are 2 % and 5 %, respectively. In addition, input and output signals at the pole frequency have also been applied to the oscilloscope in X-Y mode and the phase relationship between the signals is presented as a Lissajous ellipse. In the oscilloscope photography shown in Fig. 9, the horizontal and vertical scales are 0.2 V/division. Experimental results confirmed the theoretical results.

# 6. Conclusions

In this study, a new CMOS DCCII implementation is proposed. Usefulness of the DCCII is shown in a novel allpass filter circuit. The presented filter has a high-impedance input and a grounded capacitor. Moreover, the measured APF has low-output impedance as well. Simulation and experimental results are given to verify the theory.

# 7. Appendix

This section provides full nomenclature of the aforementioned ABBs in Tab. 1.

| CCII+(-):  | Plus-type (minus-type) second-generation  |
|------------|---|
|            | current conveyor                          |
| CCCII-:    | Minus-type second-generation current-     |
|            | controlled current conveyor               |
| CCIII-:    | Minus-type third-generation current       |
|            | conveyor                                  |
| DO-CCII:   | Dual-output second-generation current     |
|            | conveyor                                  |
| MCCII-:    | Minus-type modified second-generation     |
|            | current conveyor                          |
| DVCC+:     | Plus-type differential voltage current    |
|            | conveyor                                  |
| DDCC+:     | Plus-type differential difference current |
|            | conveyor                                  |
| FDCCII:    | Fully differential current conveyor       |
| VD-DIBA:   | Voltage differencing-differential input   |
|            | buffered amplifier                        |
| C-(I)CDBA: | Current-controlled (inverting) current    |
|            | differencing buffered amplifier           |
| UVC:       | Universal voltage conveyor                |
| DCCII:     | Differential current conveyor             |
|            |   |

## Acknowledgements

This work was supported by Bogazici University Research Fund with the project code 08N304, GACR projects under No. P102/11/P489, P102/09/1681, and BUT Fund No. FEKT–S–11–15. Authors also wish to thank the reviewers for their useful comments.

# References

- SALAWU, R. I. Realization of an all-pass transfer function using the second generation current conveyor. *Proceedings of the IEEE*, 1980, vol. 68, no. 1, p. 183 - 184.
- [2] KHAN, A., MAHESHWARI, S. Simple first order all-pass section using a single CCII. *International Journal of Electronics*, 2000, vol. 87, no. 3, p. 303 - 306.
- [3] MAHESHWARI, S., KHAN, I. A. Novel first order all-pass sections using a single CCIII. *International Journal of Electronics*, 2001, vol. 88, no. 7, p. 773 - 778.
- [4] TOKER, A., OZCAN, S., KUNTMAN, H., CICEKOGLU, O. Supplementary all-pass sections with reduced number of passive elements using a single current conveyor. *International Journal of Electronics*, 2001, vol. 88, no. 9, p. 969 - 976.
- [5] PANDEY, N., PAUL, S. K. All-pass filters based on CCII– and CCCII–. *International Journal of Electronics*, 2004, vol. 91, no. 8, p. 485 - 489.
- [6] METIN, B., TOKER, A., TERZIOGLU, H., CICEKOGLU, O. A new all-pass section for high-performance signal processing with a single CCII–. *Frequenz*, 2003, vol. 57, no. 11-12, p. 241 - 243.
- [7] HIGASHIMURA M., FUKUI, Y. Realization of all-pass networks using a current conveyor. *International Journal of Electronics*, 1988, vol. 65, no. 2, p. 249 - 250.
- [8] METIN, B., PAL, K. Cascadable allpass filter with a single DO-CCII and a grounded capacitor. *Analog Integrated Circuits and Signal Processing*, 2009, vol. 61, no. 3, p. 259 - 263.
- [9] METIN, B., CICEKOGLU, O. Component reduced all-pass filter with a grounded capacitor and high impedance input. *International Journal of Electronics*, 2009, vol. 96, no. 5, p. 445 - 455.
- [10] YUCE, E., MINAEI, S. Novel voltage-mode all-pass filter based on using DVCCs. *Circuits, Systems and Signal Processing*, 2010, vol. 29, no. 3, p. 391 - 402.
- [11] METIN, B., PAL, K., CICEKOGLU, O. All-pass filters using DDCC- and MOSFET-based electronic resistor. *International Journal of Circuit Theory and Applications*, 2011, vol. 39, no. 8, p. 881 -891.
- [12] IBRAHIM, M. A., MINAEI, S., YUCE, E. All-pass sections with high gain opportunity. *Radioengineering*, 2011, vol. 20, no. 1, p. 3 -9.
- [13] MAHESHWARI, S., MOHAN, J., CHAUHAN, D. S. Cascadable all-pass and notch filter configurations employing two plus-type DD-CCs. *Journal of Circuits, Systems, and Computers*, 2011, vol. 20, no. 2, p. 329 - 347.
- [14] MAHESHWARI, S., MOHAN, J., CHAUHAN, D. S. Voltage-mode cascadable all-pass sections with two grounded passive components and one active element. *IET Circuits, Devices & Systems*, 2010, vol. 4, no. 2, p. 113 - 122.

- [15] METIN, B., HERENCSAR, N., PAL, K. Supplementary first-order all-pass filters with two grounded passive elements using FDCCII. *Radioengineering*, 2011, vol. 20, no. 2, p. 433 - 437.
- [16] HORNG, J. W., HOU, C. L., CHANG, C. M., LIN, Y. T., SHIU, I. C., CHIU, W. Y. First-order all-pass filter and sinusoidal oscillators using DDCCs. *International Journal of Electronics*, 2006, vol. 93, no. 7, 457 - 466.
- [17] BIOLEK, D., SENANI, R., BIOLKOVA, V., KOLKA, Z. Active elements for analog signal processing: classification, review, and new proposals. *Radioengineering*, 2008, vol. 17, no. 4, p. 15 - 32.
- [18] BIOLEK, D., BIOLKOVA, V. First-order voltage-mode all-pass filter employing one active element and one grounded capacitor. *Analog Integrated Circuits and Signal Processing*, 2010, vol. 65, no. 1, p. 123 - 129.
- [19] METIN, B., PAL, K., CICEKOGLU, O. CMOS controlled inverting CDBA with a new all-pass filter application. *International Journal of Circuit Theory and Applications*, 2011, vol. 39, no. 4, p. 417 - 425.
- [20] METIN, B., PAL, K. New all-pass filter circuit compensating for C-CDBA non-idealities. *Journal of Circuits Systems and Computers*, 2010, vol. 19, no. 2, p. 381 - 391.
- [21] HERENCSAR, N., KOTON, J., JERABEK, J., VRBA, K., CI-CEKOGLU, O. Voltage-mode all-pass filters using universal voltage conveyor and MOSFET-based electronic resistors. *Radioengineering*, 2011, vol. 20, no. 1, p. 10 - 18.
- [22] ELWAN, H. O., SOLIMAN, A. M. A CMOS differential current conveyor and applications for analog VLSI. *Analog Integrated Circuits* and Signal Processing, 1996, vol. 11, p. 35 - 45.
- [23] ACAR, C., OZOGUZ, S. A new versatile building block: currentdifferencing buffered amplifier suitable for analog signal processing filter. *Microelectronic Journal*, 1999, vol. 30, p. 157 - 160.
- [24] SEDRA, A., SMITH, K. C. A second generation current conveyor and its applications. *IEEE Transactions on Circuit Theory*, 1970, vol. 17, p. 132 - 134.
- [25] TSMC 0.35 µm SPICE models [Online]. Available at: http://www.mosis.com/Technical/Testdata/t14a\_tsmc\_035\_level3.txt
- [26] GRAY, P. R., MEYER, R. G. Analysis and Design of Analog Integrated Circuits. New York (USA): Wiley, 1993, p. 451 - 452.
- [27] BAKER, R. J., LI, H. W., BOYCE, D. E. CMOS Circuit Design, Layout, and Simulation. New York (USA): IEEE Press, 1998, Chapter 7.
- [28] ALTUNTAS, E., TOKER, A. Realization of voltage and current mode KHN biquads using CCCIIs. *International Journal of Electronics and Communications (AEU)*, 2002, vol. 56, no. 1, p. 45 - 49.

## About Authors...

**Bilgin METIN** received the B.Sc. degree in Electronics and Communication Engineering from Istanbul Technical University, Istanbul, Turkey in 1996 and the M.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from Bogazici University, Istanbul, Turkey in 2001 and 2007 respectively. He is currently an Assistant Professor in the Management Information Systems Department of Bogazici University. His research interests include continuous time filters, analog signal processing applications, current-mode circuits, and information systems. He was given the best student paper award of ELECO'2002 conference in Turkey. He has over 25 articles in SCI and SCI-E indexed journals and 25 conference proceedings. Norbert HERENCSAR received the M.Sc. and Ph.D. degrees in Electronics & Communication and Teleinformatics from Brno University of Technology, Czech Republic, in 2006 and 2010, respectively. Currently, he is an Assistant Professor at the Department of Telecommunications, Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic. From September 2009 through February 2010 he was an Erasmus Exchange Student with the Department of Electrical and Electronic Engineering, Bogazici University, Istanbul, Turkey. His research interests include analog filters, current-mode circuits, tunable frequency filter design methods, and oscillators. He is an author or co-author of 20 research articles published in SCI-E international journals, 20 articles published in other journals, and 52 papers published in proceedings of international conferences. His paper "Generalized design method for voltage-controlled current-mode multifunction filters", presented and published at the 16th Telecommunications Forum TELFOR 2008, Belgrade, Serbia, was recommended for "Blazo Mircevski" Award granted for the best paper of a young TELFOR author. In 2011, he received Rector Award in the University competition "Top 10 Excelence VUT 2010" for the 9th most productive scientist at the Brno University of Technology, category "Publications". His paper "Novel resistorless dual-output VM all-pass filter employing VDIBA", presented and published at the 7<sup>th</sup> International Conference on Electrical Electronics Engineering - ELECO 2011, Bursa, Turkey, received "The best paper award in memory of Prof. Dr. Mustafa Bayram".

Since 2008, Dr. Herencsar serves in the organizing and technical committee of the International Conference on Telecommunications and Signal Processing (TSP). In 2011, he is guest co-editor of TSP 2010 Special Issue on Telecommunications, published in the Telecommunication Systems journal of Springer. In 2011 and 2012, he is guest coeditor of TSP 2010 and TSP 2011 Special Issues on Signal Processing, published in the Radioengineering journal. Dr. Herencsar is a Member of IEEE, ACEEE, IAENG, and Senior Member of IACSIT.

Kamil VRBA received the Ph.D. degree in Electrical Engineering in 1976, and the Prof. degree in 1997, both from the Technical University of Brno. Since 1990 he has been Head of the Department of Telecommunications, Faculty of Electrical Engineering and Computer Science, Brno University of Technology, Brno, Czech Republic. His research work is concentrated on problems concerned with accuracy of analog circuits and mutual conversion of analog and digital signals. In cooperation with AMI Semiconductor Czech, Ltd. (now ON Semiconductor Czech Republic, Ltd.) he has developed number of novel active function blocks for analog signal processing such as universal current conveyor (UCC), universal voltage conveyor (UVC), programmable current amplifier (PCA), digitally adjustable current amplifier (DACA), and others. He is an author or coauthor of more than 700 research articles published in international journals or conference proceedings. Professor Vrba is a Member of IEEE and IEICE.