

Design of a 2.4 GHz High-Performance Up-Conversion Mixer with Current Mirror Topology

Qiuzhen WAN, Chunhua WANG, Fei YU

College of Information Science and Engineering, Hunan University, Changsha, 410082, Hunan, P. R. China

wanqiuzhen@yahoo.com.cn, wch1227164@sina.com

Abstract. *In this paper, a low voltage low power up-conversion mixer, designed in a Chartered 0.18 μm RFCMOS technology, is proposed to realize the transmitter front-end in the frequency band of 2.4 GHz. The up-conversion mixer uses the current mirror topology and current-bleeding technique in both the driver and switching stages with a simple degeneration resistor. The proposed mixer converts an input of 100 MHz intermediate frequency (IF) signal to an output of 2.4 GHz radio frequency (RF) signal, with a local oscillator (LO) power of 2 dBm at 2.3 GHz. A comparison with conventional CMOS up-conversion mixer shows that this mixer has advantages of low voltage, low power consumption and high-performance. The post-layout simulation results demonstrate that at 2.4 GHz, the circuit has a conversion gain of 7.1 dB, an input-referred third-order intercept point (IIP3) of 7.3 dBm and a noise figure of 11.9 dB, while drawing only 3.8 mA for the mixer core under a supply voltage of 1.2 V. The chip area including testing pads is only 0.62 \times 0.65 mm².*

Keywords

CMOS, up-conversion mixer, current mirror, current-bleeding, low voltage, low power.

1. Introduction

In the last few years, the growing demand for wireless communication applications has led to extensive researches on radio frequency (RF) integrated circuits and systems with the advanced CMOS technologies. Designs for low voltage, low power, and highly integrated circuits have been significant considerations in RF front-end systems, such as IEEE 802.11b WLAN and Bluetooth standards [1]. In the RF transmitter front-end, the up-conversion mixer is one of the important blocks mainly used to convert an incoming intermediate frequency (IF) signal to an output RF signal. The signal is then transmit to the power amplifier for reliable transmission.

Several different solutions have been proposed to describe the researches of the CMOS mixers in recent years. Passive mixers have been widely adopted for direct con-

version transceivers owing to their low supply voltage and low flicker noise characteristics, but they have conversion loss and require a high LO drive for operation [2]. An active mixer based on a bulk-injection method has been presented [3], [4]. The input signal is connected to the gates, and the LO frequency is connected to the bulk (wells, back-gates) of the input transistors or vice versa. By doing this, the required bias voltage is smaller than the threshold voltage of the device and then results in a low voltage and low power operation, but it suffers from limited gain and relatively poor noise performance. The conventional Gilbert-type mixer is commonly used because of the benefits in the active CMOS mixer design such as good port-to-port isolations and a low even-order distortion [5]. However, the supply voltage available to active mixer decreases with CMOS technology scaling, and therefore the issue of voltage headroom remains in low supply voltage design. A modified Gilbert-cell mixer with folded structure has often been published [6], [7]. Implementing the mixer with folded structure could reduce the number of stacked transistors and obtain a lower required supply voltage. However, because this method requires two branch currents to flow, it consumes a similar power as the conventional Gilbert-type mixer. Meanwhile, a very efficient implementation of current-bleeding with resonating inductor is presented in [8] which uses less current flow at the switching stage to lower the noise figure, but it still shows several limits in terms of circuit complexity and lower linearity. However, the linearity requirement of the up-conversion mixer will be higher than the down-conversion mixer.

This paper sets out to design and realize a low voltage, low power and high-performance integrated CMOS up-conversion mixer for IEEE 802.11b WLAN transmitter applications. The up-conversion mixer uses the current mirror topology and current-bleeding technique with a simple degeneration resistor, which can enhance the conversion gain and improve the linearity as well as the noise figure. Compared to the previously published CMOS mixer operating at the similar frequency ranges, the proposed up-conversion mixer has the advantages of the large conversion gain with 7.1 dB, high linearity, low noise figure and small power consumption, and it operates at a low supply voltage of 1.2 V.

2.2 Current-Bleeding Technique in the Switching Stage

The second improved method of the up-conversion mixer is the current-bleeding technique with a degeneration resistor. Fig. 2 is a typical bleeding circuit with two PMOS transistors (M11, M12) providing dc current into the driver stage. The PMOS pair provides high output impedance that is in parallel with the low input impedance of the switching pair. Therefore, the weak IF signal is forced to go into the switching pairs. The gain of the mixer is maximized with fast switching similar to a square wave. At the same time, the bias current through the driver stage can be increased without increasing the current through the switching transistors. Also, with bleeding, either the switching transistors can be operated at a lower gate-source voltage or smaller size transistors can be used.




Fig. 2. Simplified schematic of current-bleeding with a degeneration resistor.

As shown in Fig. 2, C_p represents the tail capacitance of the LO switching stage. Then, the conversion gain will be reduced due to leakage of the IF signal to ground via the tail capacitance C_p . Our improved approach is to use the current-bleeding technique with an internal degeneration resistor R1 connected between the common source node of the LO switches. Since this is an up-conversion mixer and the common source node of the LO switches is operating at low frequency, a degeneration resistor in parallel to the two small tail capacitors of the switching transistors has been used to eliminate the LO leakage and current spikes. The effect of C_p is reduced, which means that not only the flicker noise is minimized but also conversion gain can be improved. The current-bleeding topology, incorporating with an internal degeneration resistor, has shown very good performance concerning conversion gain and noise figure.

2.3 Circuit Design

The complete schematic diagram of the proposed up-conversion mixer is shown in Fig. 3. The mixer consists of several parts, including the IF input driver stage, the LO switching stage, the current-bleeding circuit, the load stage and the output buffers.

The current mirror topology composed of transistors M1-M3 and M4-M6 acts as the input driver stage, as presented in the previous section. It can transfer the received incoming IF signals from voltage to current that served as the biased current of the upper four NMOS (M7-M10) transistors. The mixer gain and linear control can be easily set through appropriate scaling factor of the current mirror topology. While the upper transistors (M7~M10) act as switching cores to modulate the current provided by the driver stage, which is doubled balanced topology with the advantages of rejecting the strong LO signals and the even-order distortion products. To make M7-M10 transistors as ideal switches, the current-bleeding sources are used and the switching transistors are biased in the saturation region close to the triode region. The bleeding current can be tuned through the PMOS transistors M11 and M12. The current-bleeding technique with a degeneration resistor R1 in the switching stage is adopted for the up-conversion mixer to have not only a high conversion gain due to allow larger transconductance but also a low noise figure because of reduction of the flicker noise. On-chip capacitors (C1-C2 and C5-C8) are applied to be the DC-blocking capacitors to isolate the input or output port from the dc source. The circuit is biased by means of current mirrors (not shown in Fig. 3). V_{b1} to V_{b4} are the bias voltages with the maximum supply voltage at 1.2 V. The resistors R2 to R9 are added for signal chocking, which must be selected so large that their equivalent interference current signals can be ignored. The main idea of the proposed up-conversion mixer is implemented with a linear and gain controlled current mirror topology in the driver stage and followed by a current-bleeding technique in the LO switching stage, and a simple degeneration resistor is applied in the driver and switching stages at the same time. The combination of several techniques offers a high degree of freedom to optimize the conversion gain and improve the linearity as well as the noise figure.

As the output load of up-conversion mixer, the two parallel LC resonant tanks (L1, C3) and (L2, C4) are used as the band-pass filter to reject the further products except the RF frequency at around 2.4 GHz. Nevertheless, the signal at the LO frequency plus the IF frequency, and the signal at the LO frequency minus the IF frequency, are both mixed to the RF frequency. Besides the desired signal (2.4 GHz), the image signal (2.2 GHz) is also produced. A common way of avoiding this image problem in fully-integrated transmitter is the use of I/Q up-conversion mixer, the IF signal is multiplied by both the in-phase (I) LO signal and a quadrature (Q) LO signal. Using this technique in the transmitter, the image and desired signals remain distinct in the complex RF signal. Finally, the output of the mixer is buffered with source followers in order to realize 50 Ω output impedances. The buffers are designed to affect the mixer performance as little as possible, while the power consumption is not included in the mixer performance summary. The design parameters of most instances in Fig. 3 are summarized in Tab. 1.




Fig. 3. Circuit diagram of the proposed CMOS up-conversion mixer.

| Inst. | Para. | Inst. | Para. | Inst. | Para. |
|----------|------------------------------|----------|------------------------------|--------|--------------|
| M1, M2 | $w/l = 32/0.18 \mu\text{m}$ | C1, C2 | 4.6 pF | R1 | 5 k Ω |
| M4, M5 | $w/l = 32/0.18 \mu\text{m}$ | C3, C4 | 1.5 pF | R2, R3 | 15k Ω |
| M3, M6 | $w/l = 320/0.18 \mu\text{m}$ | C5, C6 | 4.8 pF | R4, R5 | 10k Ω |
| M7-M10 | $w/l = 80/0.18 \mu\text{m}$ | C7, C8 | 6.8 pF | R6, R7 | 5 k Ω |
| M11, M12 | $w/l = 160/0.18 \mu\text{m}$ | L1, L2 | 2.39 nH | R8, R9 | 15k Ω |
| M13, M14 | $w/l = 200/0.18 \mu\text{m}$ | M15, M16 | $w/l = 160/0.18 \mu\text{m}$ | | |

Tab. 1. Summary of instance parameters.




Fig. 4. S22 output return loss of the up-conversion mixer.

3. Post-Layout Simulation Results

The proposed up-conversion mixer with current mirror topology and current-bleeding technique is designed by Chartered 0.18 μm RFCMOS technology, and simulated using Cadence SpectreRF simulator. The Chartered’s Design Rule (YI-093-DR001_Rev1V_1.8V-3.3V) and Chartered’s Spice Model spec (yi093dr001_1v_00_20090731a) are used. The layout has been drawn and the arrangement has been placed as symmetrical as possible to decrease mismatches. All of the components in this design, including spiral inductors and metal-insulator-metal (MIM) capacitors, are on-chip implemented. The parasitic resistances and capacitances are also extracted from the layout and taken into account in simulation. Fig. 4 shows the simulation of the S22 (RF) output return loss, which is below -12.5 dB from 2.1 GHz to 2.7 GHz, indicating a good RF output matching. The simulated LO-to-IF, LO-to- RF, and IF-to-RF isolations from 1.5 GHz to 3 GHz are




Fig. 5. The conversion gain and DSB noise figure versus LO power.

better than -48 dB , -50 dB , and -45 dB , respectively (not shown here). The intrinsic performance of the port-to-port

isolations in a conventional double-balanced Gilbert mixer is maintained.

In this design, the input signal at 100 MHz is up converted to 2.4 GHz through a 2.3 GHz LO signal. The conversion gain (CG) of the up-conversion mixer versus LO power is shown in Fig. 5. It shows that the proposed mixer can provide a large CG when the LO power is larger than 0 dBm. By taking into account that power amplifiers in transmitter are used to increase the signal gain and power, the necessary value of 2 dBm is chosen for LO power in which the CG of 7.1 dB is obtained for achieving a tradeoff between LO power and CG. Notice that too much LO power can deteriorate the linearity of the switching transistor pairs. The double-sideband (DSB) noise figure (NF) versus LO power is also depicted in Fig. 5. The DSB noise figure is 11.9 dB when the LO power is 2 dBm.




Fig. 6. IIP3 of the up-conversion mixer with the LO power at 2 dBm.




Fig. 7. The transient analysis of the up-conversion mixer.

Two tone tests have been performed for the input-referred third-order intercept point (IIP3) simulation as shown in Fig. 6. IIP3 is set at input frequency 100 MHz and 101 MHz with 1 MHz separation with IF input power and LO power is applied at -30 dBm and 2 dBm respectively. As can be seen in Fig. 6, the IIP3 of 7.3 dBm is obtained. Fig. 7 shows the transient simulation results with input IF signal at 100 MHz of which the signal level is -30 dBm and the LO signal at 2.3 GHz. The power dissipation of the mixer core is 4.56 mW from a 1.2V supply voltage. Although the output buffers show high power

consumption, it can be actually neglected: on a higher level of integration no 50 Ω output matching will be needed. The layout diagram of the circuit is shown in Fig. 8, which takes a compact chip area of $0.62 \times 0.65 \text{ mm}^2$ including testing pads.

Moreover, the specifications of the up-conversion mixer are summarized and listed in Tab. 2 and compared with those of prior references. As can be seen in Tab. 2, the proposed up-conversion mixer can achieve a large conversion gain and a good linearity with a low power consumption while, at the same time, achieving a small chip area by adjusting the compact structure.

| Reference | [6] | [7] | [11] | [13] | This work |
|------------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Technology | 0.18 μm | 0.18 μm | 0.18 μm | 0.25 μm | 0.18 μm |
| LO power | 0 dBm | 0 dBm | 0 dBm | 4 dBm | 2 dBm |
| CG | 2.5 dB | 5.8 dB | 7.5 dB | 3.8 dB | 7.1 dB |
| IIP3 | 6.5 dBm** | -6 dBm | -5 dBm | -2 dBm | 7.3 dBm |
| NF | -- | 13 dB | 10.9 dB | 8.0 dB | 11.9 dB |
| Supply voltage | 1 V | 1 V | 1.8 V | 1.5 V | 1.2 V |
| Power dissipation | 39 mW | 3.8 mW | 8.1 mW | 3.5 mW | 4.5 mW |
| Area (mm^2) | 1.4 \times 1.3 | 1.0 \times 1.1 | 0.88 \times 0.88 | 0.6 \times 0.6 | 0.62 \times 0.65 |

** The result is estimated from its P_{1dB} .

Tab. 2. Performance summaries of the proposed mixer and comparison with other work.




Fig. 8. The layout diagram of the up-conversion mixer ($0.62 \times 0.65 \text{ mm}^2$).

4. Conclusion

This paper has proposed the analysis and simulation of a 2.4 GHz up-conversion mixer based on a Chartered 0.18 μm RFCMOS technology. By using the current mirror topology and current-bleeding technique in both the driver and switching stages with a simple degeneration resistor, the overall conversion gain of the up-conversion mixer is enhanced and the input-referred third-order intercept point

(IIP3) is improved significantly. With the LO power of 2 dBm, the proposed up-conversion mixer has a large conversion gain of 7.1 dB, a good IIP3 of 7.3 dBm and a low noise figure of 11.9 dB, while it consumes 4.56 mW from a 1.2V supply voltage. The chip area including testing pads is only $0.62 \times 0.65 \text{ mm}^2$. For the demands of modern wireless communications, such as IEEE 802.11b WLAN and Bluetooth applications, this RF mixer is suitable as a building block in low voltage and low power transceiver design owing to its superior performance.

Acknowledgements

The authors would like to thank the National Natural Science Foundation of China for financially supporting this research under No. 60776021 and the Scholarship Award for Excellent Doctoral Student granted by Ministry of Education.

References

- [1] ZOLFAGHARI, A., RAZAVI, B. A low-power 2.4-GHz transmitter/receiver CMOS IC. *IEEE Journal of Solid-State Circuits*, 2003, vol. 38, no. 2, p. 176-183.
- [2] SINING ZHOU, CHANG, M.-C.F. A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver. *IEEE Journal of Solid-State Circuits*, 2005, vol. 40, no. 5, p. 1084-1093.
- [3] LIANG, K.-H., CHANG, H.-Y., CHAN, Y.-J. A 0.5–7.5 GHz ultra low-voltage low-power mixer using bulk-injection method by 0.18- μm CMOS technology. *IEEE Microwave and Wireless Components Letters*, 2007, vol. 17, no. 7, p. 531-533.
- [4] LIANG, K.-H., CHANG, H.-Y. 0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 μm CMOS technology. *IET Microwaves, Antennas & Propagation*, 2011, vol. 5, no. 2, p. 167-174.
- [5] GILBERT, B. A precise four-quadrant multiplier with subnanosecond response. *IEEE Journal of Solid-State Circuits*, 1968, vol. 3, no. 4, p. 365–373.
- [6] LIN, C.-M., WEI, H.-J., WANG, Y.-T., WANG, S.-C., WANG, Y.-H. A novel doubly-balanced folded mixer for low supply voltage and direct up-conversion system. In *International Conference on Solid-State and Integrated Circuit Technology, ICSICT*. 2006, p. 1562-1564.
- [7] CHEN, C.-H., CHIANG, P.-Y., JOU, C.F. A low voltage mixer with improved noise figure. *IEEE Microwave and Wireless Components Letters*, 2009, vol. 19, no. 2, p. 92–94.
- [8] PARK, J., LEE, C.-H., KIM, B.-S., LASKAR, J. Design and analysis of low flicker-noise CMOS mixers for direct-conversion receivers. *IEEE Transactions on Microwave Theory and Techniques*, 2006, vol. 54, no. 12, p. 4372-4380.
- [9] HOSSAIN, M., FRANK, B. M., ANTAR, Y. M. A low voltage highly linear 24-GHz down conversion mixer in 0.18- μm CMOS. *Microwave and Optical Technology Letters*, 2007, vol. 49, no. 10, p. 2547–2552.
- [10] LIM, Y.-W., NAM, I., KIM, H.-T., LEE, K. A highly linear wideband up-conversion differential CMOS micromixer using IMD3 cancellation for a digital TV tuner IC. *IEEE Microwave and Wireless Components Letters*, 2009, vol. 19, no. 2, p. 89–91.
- [11] KIM, J.-H., AN, H.-W., YUN, T.-Y. A low-noise WLAN mixer using switched biasing technique. *IEEE Microwave and Wireless Components Letters*, 2009, vol. 19, no. 10, p. 650-652.
- [12] HO, S. S. K., SAAVEDRA, C. E. A CMOS broadband low-noise mixer with noise cancellation. *IEEE Transactions on Microwave Theory and Techniques*, 2010, vol. 58, no. 5, p. 1126-1132.
- [13] SAPONE, G., PALMISANO, G. A 1.5-V 0.25- μm CMOS up-converter for 3–5 GHz low-power WPANs. *Microwave and Optical Technology Letters*, 2007, vol. 49, no. 9, p. 2209–2212.
- [14] WAN, Q.Z., WANG, C.H. A low-voltage low-power CMOS transmitter front-end using current mode approach for 2.4 GHz wireless communications. *Microelectronics Journal*, 2011, vol. 42, no. 5, p. 766-771.
- [15] KWON, I., LEE, K. An integrated low power highly linear 2.4-GHz CMOS receiver front-end based on current amplification and mixing. *IEEE Microwave and Wireless Components Letters*, 2005, vol. 15, no. 1, p. 36-38.

About Authors ...

Qiuzhen WAN was born in Yueyang, China, in 1984. He received the B.S degree from South-central University for Nationalities, Wuhan, China, in 2007, and the M.S. degree from College of Information Science and Engineering in Hunan University, in 2010. He is currently studying in Hunan University for the Ph.D. degree. His research interests are focused on current-mode circuit design and RF front-end design for wireless LANs.

Chunhua WANG was born in Yongzhou, China, in 1963. He received the B.S. degree from Hengyang Teacher's College, Hengyang, China, in 1983, the M.S. degree from Physics Department, Zheng Zhou University, Zheng Zhou, China, in 1994, the Ph.D. degree from School of Electronic Information and Control Engineering, Beijing University of Technology, Beijing, China, in 2003. He is currently a Professor of College of Information Science and Engineering, Hunan University, Changsha, China. His research interests include current-mode circuit design, filtering, radio frequency circuit and wireless communications.

Fei YU was born in Anqing, Anhui, China, in 1984. He is currently a doctor in the College of Information Science and Engineering in Hunan University. He focuses on radio frequency integrated circuit design and UWB antenna design.