A Powerful Optimization Tool for Analog Integrated Circuits Design

Miloslav KUBAŘ¹, Jiří JAKOVENKO²

¹ ASICentrum spol. s r.o., a company of the Swatch Group, Novodvorská 994, 142 21 Prague, Czech Republic
² Dept. of Microelectronics, Czech Technical University, Technická 2, 166 27 Prague, Czech Republic
miloslav.kubar@asicentrum.cz, jakovenk@fel.cvut.cz

Abstract. This paper presents a new optimization tool for analog circuit design. The proposed tool is based on the robust version of the differential evolution optimization method. Corners of technology, temperature, voltage and current supplies are taken into account during the optimization. That ensures robust resulting circuits. Those circuits usually do not need any schematic change and are ready for the layout. The newly developed tool is implemented directly to the Cadence design environment to achieve very short setup time of the optimization task. The design automation procedure was enhanced by optimization watchdog feature. It was created to control optimization progress and moreover to reduce the search space to produce better design in shorter time. The optimization algorithm presented in this paper was successfully tested on several design examples.

Keywords
Analog circuit synthesis, optimization tool, differential evolution, search space, optimization watchdog.

1. Introduction

While the analog part of the integrated circuit covers usually 10% of the chip area, its design takes about 90% of the time needed to design the whole circuit. An automated optimization of the analog circuits can save enormous part of that time. At present much effort is spent on development of an optimization tool to shorten time of the analog circuit design [1-5].

Our work is aimed to design the optimization tool for industry everyday design work. It requires a very short setup time of the design task, accurate ready-to-use results and a robust tool to be able to converge to the solution for a generic circuit and its specification (i.e. to not stuck during the optimization progress).

1.1 State-of-the-Art

The analog design automation approaches published so far are [6], [7]:

- Knowledge based - contains complete design plan describing how the circuit components must be sized to reach the solution of the design problem. There is no guarantee of finding the optimum solution.

Following three design automation approaches are optimization based. They use an optimization engine instead of a design plan to perform the design task. The optimization process is an iterative procedure. The design variables are updated at each iteration until they achieve an equilibrium point. The optimization algorithm searches through the search space for values of each circuit component. The performance evaluation tool verifies if the performance constraints are met:

- Equation based [3], [8] - use analytic design equations to evaluate the circuit performance. These equations can be derived manually or automatically by symbolic analysis tools. Then, the problem can be formulated as an optimization problem and normally solved using a numerical algorithm. The main drawback is that analytical models have to be used to derive the design equations for every new topology and, despite recent advances in symbolic circuit analysis, not all design characteristics can be easily captured by analytical equations. The approximations introduced in the analytical equations yield low accuracy design especially in complex circuit designs.

- Simulation based [9-11] – use simulations to evaluate the circuit performance. They extract circuit parameters to be optimized from the simulation results. This is pointed out as a very flexible solution when compared with other methodologies (equation-based, knowledge-based) once it accommodates to any type of circuit topology and yields superior accuracy (depends on simulator models). The same circuit can be optimized several times for different specifications as long as the fitness function is adapted. Therefore virtually all types of circuits can be optimized with this approach and with short setup time. The drawback of those methods is that they are computationally very expensive to evaluate performance of the optimized circuit by electrical simulations.

- Learning strategy based [1], [13] - the behavior of the circuit to be optimized is modeled by a learning
mechanism based on the distribution of variation. Thus they allow a quick evaluation of the performance for a specific set of design parameters. They require the set of training samples that must be evaluated at the beginning of the optimization. The amount of the training data will influence the accuracy of the performance predictions made by the learning machine. There will always be a trade-off between accuracy and efficiency in learning based optimization tools as in equation-based methods.

The equation based methods are not accurate enough to design automatically analog ready-to-use circuits. Learning based strategies can produce powerful circuits. But their setup time can be longer than a design without any optimization tool because of training samples creation. Simulation based tools produce the most accurate circuit and its setup time is the shortest. Therefore it is our choice for the proposed tool despite the fact that the computation time is longest in case of this approach.

Many works about the automated analog circuit design published recently are quite sophisticated and present powerful analog circuit synthesis ideas and improvements. On the other hand those works or the principles they present are not optimal solutions for the industry design optimization tool. Such a tool must satisfy the requirements of our approach:

- Very short setup time of the design task
- Accurate ready-to-use results.
- Robust tool to be able to converge to the solution for an arbitrary circuit.

Works [3], [9], [12] use equation based optimization method. They reach very fast optimization times usually by Matlab implementations. Nevertheless the equation based approaches cannot produce as accurate results as designers need even using sophisticated device models.

Automation algorithm presented by Pereira-Arroyo at al. [1] uses learning based method for much faster convergence progress. It uses accurate simulation to generate training samples. Neural networks optimization core quite quickly optimizes the analog circuits. That core is created in Matlab and does not use simulation based approach. Thus it does not generate accurate circuits.

Somani at al. [2] use powerful knowledge based initial setup of their automated design approach to enhance its convergence progress. It works well for specific design examples. On the other hand, this approach is not optimal for generic circuits and can result in a long setup time.

The method presented by Bo at al. [4] is a powerful optimization method based on a hybrid approach. It is a combination of Matlab equation based and Hspice simulation based approaches. That method achieved a very good optimization times even for complex circuits. Nevertheless it costs quite long setup time especially because of finding the penalty coefficients they use.

Barros at al. [13] use powerful learning mechanism that is combined with corner simulation based method. This combination leads to enhanced convergence of the tool. It leads to long setup time to create enough training samples that can pay off in complex design tasks. But the setup time is usually too long in typical design cases.

Algorithm presented by Fakhfakh at al. [5] uses Alienor-based method to significantly reduce the number of design variables. It leads to enhanced convergence of the optimization. Unfortunately that approach is not usable in simulation based optimization tool that needs all design variables to define for example lengths and widths of all transistors.

Optimization approach presented by Thakker at al. [10] is simulation based one. It uses accurate device models. It performs PVT (Process, Voltage, Temperature corners) simulations. To improve optimization time it runs the PVT simulation only for the final solution. The specification cannot be fulfilled in the worst case corner because of that approach.

The simulation based approach published by Prem Kumar at al. [11] is based on Particle Swarm Optimization. It is able to optimize to powerful solution but only for typical conditions and corners. It produces circuits with bad components matching (transistors in current mirrors do not have equal widths and lengths).

The powerful commercial tool [14] is used widely to partly automate design work. It is hard to design circuits purely automatically. It needs long setup time to create testbenches needed for the optimization and manual definition of the design task. The created design examples are also technology dependent. Moreover the optimization method is not under control as it is in our optimization method using the novel optimization watchdog feature.

State-of-the-art of the analog circuit design automation is well described in [6], [7]. Moreover open research points in this field are discussed in [6].

1.2 Proposed Approach

We propose a solution of one open point mentioned in [6] – to reduce search space of the optimization task (to reduce intervals of widths and lengths of transistors in our designs) by a novel optimization watchdog feature. It is described in Section 3. Its verification is listed in Section 4.1. The search space reduction leads to faster convergence time of the optimization progress and thus to the reduction of the computation time.

The optimization watchdog feature was implemented also to help the designer when the tool is not able to converge to proper solution. This can happen when the specification is too demanding or when the bounds of the design variables are set too tight. Our optimization tool is able to identify them and to advise the user of the proposed tool to set them better. It can also advise how to reduce the search
2. Optimization Algorithm

Suitable optimization method is required to make a robust optimization tool. Gradient based methods that are frequently used in such process can be easily trapped in a local minimum. Much better performance could be achieved by evolutionary techniques. They are designed to converge to the global extreme because of their stochastic behavior [8]. These techniques are also well suited for multi-criterion optimization [9] which is the case of analog circuit optimization.

Differential evolution optimization algorithm was developed by Storn and Price [21]. It belongs to the group of evolutionary algorithms that work with functions of several real variables. The work was published in 1996 and in the same year differential evolution algorithm was presented at the First International Contest on Evolutionary Computation in Nagoya. Differential evolution began to be one of the best evolution algorithms for solving the real-valued test function [22], [23]. In the recent years differential evolution algorithm became the very good choice for analog circuit sizing [8], [24], [25] in terms of:

- Optimization convergence time.
- Optimization stability of non-convex, multi-modal and non-linear functions.
- Rapid convergence speed.
- Solving multi-variable real-valued functions.
- Operations of the differential evolution are simple and easy to program.

Differential evolution is similar to the overall structure of the genetic algorithm. The main difference is the mutation operation. This operation uses a perturbation of two members as the vector to add to the third member, which produces a new vector. The new vector is then mixed with the predefined parameters in accordance with certain rules to produce trial vectors. This operation is called crossover. If the trial vector fitness is less than the target vector fitness, the trial vector is placed instead of the target vector to the next generation. Those operations must be done for all members of the population in order to produce the same number of competitors in the next generation.

In past few years several improvements of the differential evolution were presented [22], [25] to improve its abilities. They enhance the algorithm usually despite of its other advantage, for example improving of convergence speed with danger of the convergence to the local extreme. This is not needed for the proposed robust optimization tool that must produce circuit as powerful as possible even with the cost of longer computation time (there is usually enough of machine time but not of analog designer time in the industry design). That is why we have chosen the simple but robust version of the differential evolution called DE/rand/1/bin [25] for our optimization approach.

Combinations of genetic algorithms and gradient-type methods were found to be more efficient than differential evolution itself. Guanglong at al. [26] presented a combined method of differential evolution and Gauss-Newton algorithm. Zhou at al. [27] published a combined method of specific genetic algorithm and Levenberg-Marquardt method. Both approaches combine advantages of genetic algorithm to converge to the global optimum and fast convergence speed of the gradient-type methods. Nevertheless we cannot use similar algorithms. The reason is that we cannot compute necessary derivations in simulation based optimization tool.

Differential evolution 4 basic steps can be described as follows:

Step 1: Initialization. The first step of the differential evolution creates arbitrary initial population of size \( n \) in the \( p \)-dimensional space as follows:

\[
x_{ij}(0) = \text{rand}_j(0,1)(x^U - x^L) + x^L,
\]

\[
i = 1,2,...,n; \quad j = 1,2,...,p
\]

where \( x^U \) and \( x^L \) denotes to upper and lower bounds of the \( j^{th} \) design variable in the population respectively, \( \text{rand}_j(0,1) \)
represents a uniformly distributed random value within [0, 1].

Then the fitness of each vector/individual in the population is computed. More circuit parameters are optimized usually in the analog circuit optimization tasks. Therefore the fitness function is necessary for the circuit fitness determination. We use the fitness function presented in [10] that showed good optimization convergence speed and results:

\[
F = \frac{1}{n} \sum_{i=1}^{n} X^2,
\]

\[
X = \begin{cases} 
\frac{CP_{SP} - CP_{SIM}}{CP_{SP}} & \text{for } CP_{SP} > 0, \\
\frac{CP_{SIM}}{CP_{SP}} & \text{for } CP_{SP} = 0 
\end{cases}
\]

(2)

where \(CP_{SP}\) represents the circuit parameter specification and \(CP_{SIM}\) denotes the simulation value of a circuit parameter. The sum is done for \(cp\) optimized circuit parameters. The circuit parameter which satisfies its specification does not contribute to that sum. Fitness function is equal to 0 if all simulated circuit parameters meet the specification. A circuit that is better than the other one has lower fitness function value than the worse circuit.

Step 2: Mutation operation. Differential evolution randomly selects two vectors of the population \(x_{p2}, x_{p3}\) \((p2 \neq p3)\). It computes their difference and multiplies the difference by scaling factor \(F\) to mutate \(x_{p1}\) as follows:

\[
h_j(t+1) = x_{p2j} + SF(x_{p2j}(t) - x_{p3j}(t))
\]

(3)

where \(x_{p2j}(t) - x_{p3j}(t)\) is the differential vector and \(SF\) (real number from interval [0, 2]) is the scaling factor.

Step 3: Crossover operation. In order to increase the diversity of population, crossover operation is introduced to generate a trial vector:

\[
v_j(t+1) = \begin{cases} 
h_j(t+1) & \text{for } (\text{rand}_{j} \leq CR), \\
x_j(t) & \text{for } (\text{rand}_{j} > CR) 
\end{cases}
\]

(4)

where \(\text{rand}_j\) is a uniform random number within [0,1]. \(CR\) denotes the crossover constant also within [0,1].

Step 4: Selection operation. The trial vector \(v_j(t+1)\) is compared with the target vector \(x_j(t)\) using evaluating function value:

\[
x_j(t+1) = \begin{cases} 
v_j(t+1) & \text{for } \text{for } (v_j(t+1) < F(x_{i1(t+1)}, \ldots, x_{im(t+1)}) < F(x_{i1(t+1)}, \ldots, x_{im(t+1)}) \text{ for } (v_j(t+1) + 1) \\
x_j(t) & \text{for } \text{for } (v_j(t+1) + 1) \geq F(x_{i1(t+1)}, \ldots, x_{im(t+1)}) \text{ for } (v_j(t+1) + 1))
\end{cases}
\]

(5)

The process from step 2 to step 4 is then repeated through until the function meets the specified value. The flow diagram of the differential evolution is shown in Fig. 1.

Consequences of the evolutionary approaches of the analog circuit optimization task are high demands on disk space and possible overflow of the computer memory. The reason is lot of results of the circuit simulations. It can happen if the optimization converges to the solution slowly thus lot of simulation results are stored in the computer memory and disk. Those problems are solved in the developed optimization tool.

3. Optimization Tool

The optimization core together with implementation of the optimization method described in Section 2 was designed using Ocean scripting language. Designed scripts enable:

- Implementation of the optimization algorithm.
- Spectre circuit simulations required by the optimization method.
- Post-processing of the simulations output to extract circuit optimized parameters.

The core interface is implemented to the Cadence GUI by the Skill language to be easily improved or expanded in the future. Cadence was chosen because it is frequently used analog design environment. That kind of implementation makes the setup time of our optimization very short (few tens of seconds). Short setup time is one of the main criterions of the designed optimization tool. The flow diagram of the optimization tool is shown in Fig. 2.

Analog integrated circuits are designed in Cadence usually in the following way. The circuit schematic is created using the CAD tool. Then the testbenches of the circuit needed to simulate specified circuit parameters are created. The testbenches are used to tune the circuit until the specification is met. All above mentioned tasks are not required in the circuit design using our optimization tool.
The GUI is used only to select the circuit type to be optimized, enter the circuit specification and run the optimization procedure. The SKILL script was created to insert new “optimize” toolbar to the Cadence main window. The circuit which has to be optimized can be selected together with the definition of circuit parameters in that toolbar. The specification of the circuit is send to the optimization core as a text file in the format of Ocean scripting language.

The optimization core uses pre-created netlist of the optimized circuit test-benches to run Spectre simulation. The design variables (as transistors widths and lengths) are sent to circuit simulator by text file in the Spectre simulator format. Output of the optimization tool is text files containing the details of all the circuits in all created populations.

The main optimization tool core script is shown in Fig. 3. It calls several second-order scripts that are not included in this article because they cover together more than 1000 lines.

First of all the initialization of the optimization tool is made (scripts declaration.ocn and skill_out.ocn). Design variables bounds, parameters of the differential evolution \((n, SF, CR)\) are set. Moreover design specification is loaded from skill_out.ocn script. That script is created by the Skill script of the optimization tool interface. The last step of the initialization phase is the opening of the output files (design variables values and circuit parameters values).

Then the first population is created (first_params.ocn script). PVT Spectre simulations of the circuits in the first population are run. The worst case optimized circuit parameters are extracted from the simulations results (first_sim.ocn script). The details about the first population are stored in the output files (output_data.ocn script). The fitness of the circuits in the first population is computed and checked if the specified circuit was found. The optimization process continues until the solution is found.

Only the worst case corner simulations are run for each circuit parameter to speed up the optimization. It was needed to run the optimization for all corners to determine the worst case for each circuit parameter. It was done during the design examples creating (only one population of one individual was enough to specify the worst case).
where $WD_c$, $WD_D$, and $WD_p$ are special watchdog variables, $n$ is the number of individuals in one population. The optimization ends without satisfying the specification if $WD_c$ is equal to $ WD_p$.

$WD_D$ and $WD_p$ parameters are set to their default values by the optimization tool. On the other hand, the setting can be changed by the tool user. $WD_c$ variable is evaluated during the optimization process by the tool as shown in Fig. 3.

The first reason for optimization watchdog implementation is the natural feature of the differential evolution. The optimization process can diverge (Section 2) if the specification of the circuit is set beyond its limits. It can also diverge if the bounds of the design variables are set too high or too low. If several populations without significant individual improvement occur the optimization is stopped consecutively.

The main reason for the optimization watchdog implementation is the convergence time improving by a reducing of the search space. The output file generated by final_output.ocn script contains information about design variables bound settings and indication how the bounds should be improved. The ranges of some design variables are narrowed down to reduce the search space to improve convergence speed of the optimization.

The simplified Ocean script that recommends how to modify the design variables bounds is shown in Fig. 4. First, individuals in the final population are sorted from the best one to the worst one. Then $m$ variable is counted. It denotes to the number of the best circuits taken into account in the bounds modification. We chose $cp$ to be 50% of $n$ (rounded down). It is a tradeoff between optimization optimality in terms of convergence to the local minimum danger and acceleration. The last step of the script creates new bounds of the design variables. Fig. 4 shows an example with only one design variable $w1$.

The optimization watchdog first generates $WD_p$ low (from 1 to 2 in dependence on the circuit complexity – 1 for circuit with about 5 design variables and 2 for circuit with 15 design variables) and $WD_p$ high (from 0.05 to 0.1 – lower value for higher number of design variables) for short optimization which quickly scans the circuit, its specification and setting of the design variables bounds.

Then the design variables bounds are improved in accordance to the output of the first short optimization and the circuit requirements (using the script shown in Fig. 4). $WD_p$ is set higher (from 3 to 5) and $WD_p$ lower (from 0.01 to 0.03) for precise optimization that is able to achieve powerful circuits.

The second task performed by the watchdog is to identify the design variables bounds set inappropriately. It recommends what bounds should be extended to achieve enhanced circuit performance.

The specification can be found to be beyond the limit of the circuit after the first short optimization. At that point the specification can be changed for example by some tradeoff between consummation and slew-rate of the circuit.

The presented optimization tool was tested on optimization of two-stage Miller OTA (Section 4.1). This circuit was also used to compare the performance with other works since it is the most frequently used circuit in the works published recently.

Comparison of our work with other optimization approaches presented so far was a difficult task as all details needed to compare the results (as bounds of the design variables, supply voltage, bias current, capacitive load of the circuit and optimization time) were not presented (works [8], [11], [18], [19], [20]). Comparison details are listed in Section 4.5.

Other design examples - folded cascode OTA (Section 4.2) and voltage regulator (Section 4.3) – were created to be used in sigma-delta modulator [16], [17].

Section 4.4 reports on how the optimization tool can be extended for other analog circuits.

All circuits were designed using AMIS 0.35 μm CMOS technology device models. We obtained the models from the foundry as a part of the design kit. The models are referenced in the core script. The technology can be easily changed if required by changing of the references in the script. All optimizations were run for temperature range -10 °C to 50 °C, supply (input) voltage range 1.8 V to 2.0 V and bias current variations of 30%. The optimization

\[
WD_c = 0 \quad \text{if } \exists i = 1, ..., n \quad F_i(t + 1) \leq F_i(t) - WD_p
\]

\[
WD_c = WD_c + 1 \quad \text{otherwise}
\]
were run on 2.5 GHz two core Intel processor with 4 GB RAM. Most of the optimization time was consumed by Spectre circuit simulations. 7.0.1.091 Spectre simulator version was used.

Population size $n$ was chosen to 15 individuals for all optimized circuits. It was proven to be large enough for the optimization convergence and small enough for the optimization speed. Scaling factor $SF$ was set to 0.8 and crossover constant $CR$ to 0.7. Those values were found as a good compromise between the optimization convergence speed and the possibility to obtain powerful circuits.

### 4.1 Two-stage Miller OTA

Circuit schematic is shown on Fig. 5 with design variables underlined.

![Two-stage Miller OTA](image)

Fig. 5. Two-stage Miller OTA.

Width and length of transistors M1, M2 and M3 (parameters $W1$ and $L1$) are not strictly optimized but derived from bias current (to have appropriate area because of good matching and specific operation point because of good mirroring ratio). The number of design variables is 11. Load of the OTA is 10 pF.

Accurate approach to size the current mirror transistors was used. It is based on using the same width and length of all current mirror transistors (transistors M1, M2 and M3) and multiplying transistors in parallel to increase or decrease bias current in each part of the circuit (by design variables $M1$ and $M2$). It is much better approach to transistor matching than to size widths and lengths of the current mirror transistor independently as presented in [11], [18], [19], [20].

First, the verification of the optimization acceleration by using of the optimization watchdog is listed. Demanding specification of the circuit was set and the optimization watchdog parameters were set 1 for $WD_P$ and 0.1 for $WD_D$ for the first rough optimization. The bounds of the design variables were updated in accordance to the result of the first optimization (to cover all values from the best half of the individuals in the last population). The parameters $WD_P$ and $WD_D$ were set to 3 and 0.05 respectively for the second optimization with the reduced search space. Parameter $WD_P$ was set to 5 and parameter $WD_D$ to 0.01 for the simulation without using of the watchdog.

Tab. 1. contains information about the circuit specification, optimization results and optimization results without using of the watchdog. The optimization time of the first watchdog optimization was 120 minutes (solution found in the 10th population). The second watchdog optimization lasted 276 minutes (solution found in the 23rd population). Thus the complete optimization time was 396 minutes with using of the watchdog. The optimization time was 960 minutes (solution found in the 80th population) without using of the watchdog. Thus the optimization time was reduced more than two times. Design variables with their bounds before/after the reduction of the search space and optimization results values are in Tab. 2.

![Circuit schematic](image)

Fig. 6. Folded cascode OTA.

Large differences between the two optimized circuits are apparent. The reason of these differences can be seen in existing of more comparable solutions (see Section 4.5 for more details).

### 4.2 Folded Cascode OTA

Circuit schematic is shown in Fig. 6 with design variables underlined. Width and length of current mirror transistors M1, M2, M3, M4, M5, M6, M7 and M8 (parameters $W1$, $L1$, $W2$ and $L2$) are derived in the same way as in the design example in Section 4.1. The number of design variables is 14. $WD_P$ was set to 5 and $WD_D$ to 0.03 because of

<table>
<thead>
<tr>
<th>Variable</th>
<th>Lower bound</th>
<th>Upper bound</th>
<th>Result - WD</th>
<th>Result - WD</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W1$ ($\mu m$)</td>
<td>0.4</td>
<td>50</td>
<td>2.6</td>
<td>1.6</td>
</tr>
<tr>
<td>$L1$ ($\mu m$)</td>
<td>0.55</td>
<td>50</td>
<td>1.6</td>
<td>2.7</td>
</tr>
<tr>
<td>$W2$ ($\mu m$)</td>
<td>0.5/10</td>
<td>50</td>
<td>37.2</td>
<td>50.9</td>
</tr>
<tr>
<td>$L2$ ($\mu m$)</td>
<td>0.5</td>
<td>20</td>
<td>1.7</td>
<td>5.5</td>
</tr>
<tr>
<td>$W3$ ($\mu m$)</td>
<td>0.5/8</td>
<td>50</td>
<td>41.0</td>
<td>18.1</td>
</tr>
<tr>
<td>$L3$ ($\mu m$)</td>
<td>0.5/13</td>
<td>50</td>
<td>49.4</td>
<td>50.0</td>
</tr>
<tr>
<td>$W4$ ($\mu m$)</td>
<td>0.5/9</td>
<td>50</td>
<td>38.4</td>
<td>46.5</td>
</tr>
<tr>
<td>$L4$ ($\mu m$)</td>
<td>0.5</td>
<td>10/7</td>
<td>0.7</td>
<td>0.5</td>
</tr>
<tr>
<td>$R$ (k$\Omega$)</td>
<td>0.1</td>
<td>10</td>
<td>0.1</td>
<td>0.1</td>
</tr>
<tr>
<td>$C$ (pF)</td>
<td>0.1</td>
<td>10/5</td>
<td>0.58</td>
<td>0.38</td>
</tr>
<tr>
<td>$M1$ (-)</td>
<td>1</td>
<td>10</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>$M2$ (-)</td>
<td>1</td>
<td>10</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>$Ib$ (mA)</td>
<td>0.1</td>
<td>30/9</td>
<td>4.0</td>
<td>1.2</td>
</tr>
</tbody>
</table>

Tab. 2. Design variables – two-stage Miller OTA.
quite high number of design variables. Load of the OTA is 10 pF.

Specification and optimization results of the circuit parameters of the OTA are listed in Tab. 3.

<table>
<thead>
<tr>
<th>Param.</th>
<th>Gain</th>
<th>PM</th>
<th>GBW</th>
<th>SR</th>
<th>Cons.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spec.</td>
<td>50 dB</td>
<td>60</td>
<td>0.5 MHz</td>
<td>0.2 V/μs</td>
<td>50 μA</td>
</tr>
<tr>
<td>Result</td>
<td>68.0 dB</td>
<td>85.5</td>
<td>0.58 MHz</td>
<td>0.21 V/μs</td>
<td>35.8 μA</td>
</tr>
</tbody>
</table>

Tab. 3. Circuit parameters - folded cascade OTA.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Lower bound</th>
<th>Upper bound</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1 (μm)</td>
<td>0.4</td>
<td>50</td>
<td>2.9</td>
</tr>
<tr>
<td>L1 (μm)</td>
<td>0.55</td>
<td>50</td>
<td>1.1</td>
</tr>
<tr>
<td>W2 (μm)</td>
<td>0.4</td>
<td>50</td>
<td>7.4</td>
</tr>
<tr>
<td>L2 (μm)</td>
<td>0.55</td>
<td>50</td>
<td>0.55</td>
</tr>
<tr>
<td>W3 (μm)</td>
<td>1</td>
<td>50</td>
<td>28.4</td>
</tr>
<tr>
<td>L3 (μm)</td>
<td>0.5</td>
<td>5</td>
<td>1.1</td>
</tr>
<tr>
<td>W4 (μm)</td>
<td>1</td>
<td>20</td>
<td>19.7</td>
</tr>
<tr>
<td>L4 (μm)</td>
<td>1</td>
<td>20</td>
<td>6.9</td>
</tr>
<tr>
<td>W5 (μm)</td>
<td>0.5</td>
<td>50</td>
<td>7.4</td>
</tr>
<tr>
<td>L5 (μm)</td>
<td>0.5</td>
<td>10</td>
<td>17.6</td>
</tr>
<tr>
<td>W6 (μm)</td>
<td>0.5</td>
<td>50</td>
<td>6.5</td>
</tr>
<tr>
<td>L6 (μm)</td>
<td>0.5</td>
<td>10</td>
<td>3.4</td>
</tr>
<tr>
<td>W7 (μm)</td>
<td>0.5</td>
<td>10</td>
<td>1.3</td>
</tr>
<tr>
<td>L7 (μm)</td>
<td>0.5</td>
<td>50</td>
<td>22.8</td>
</tr>
<tr>
<td>W8 (μm)</td>
<td>0.5</td>
<td>10</td>
<td>2.9</td>
</tr>
<tr>
<td>L8 (μm)</td>
<td>0.5</td>
<td>50</td>
<td>10.2</td>
</tr>
<tr>
<td>M (μ)</td>
<td>1</td>
<td>9</td>
<td>1</td>
</tr>
<tr>
<td>Ib (μA)</td>
<td>0.1</td>
<td>10</td>
<td>17.0</td>
</tr>
</tbody>
</table>

Tab. 4. Design variables – folded cascade OTA.

Output voltage swing was also checked by optimization tool since it is very problematic parameter for this circuit. It was not optimized but only checked (by the slew-rate simulation) that it is higher than VDD−400 mV. If the swing is lower the circuit is considered as not satisfying the specification (fitness function set to 10).

Design variables with their bounds and optimization results values are in Tab. 4. Optimization took 123 minutes (solution found in the 5th population). It can be seen that the specification is less challenging than in two-stage OTA case. It was quite difficult to optimize this circuit. The reason for these difficulties is higher number of design variables than in two-stage OTA case.

4.3 Voltage Regulator

Circuit schematic is shown in Fig. 7 with design variables underlined.

Width and length of current mirror transistors M1 and M2 (parameters W1 and L1) are derived in the same way as in the design example in Section 4.1. Resistance of devices R1 and R2 (parameters R1 and R2) are set by reference voltage, typical output voltage and current consumption of the resistor divider (set to 20 μA). The number of design variables is 8. Load current range of the regulator is between 20 μA and 2 mA. Reference voltage range is between 1.23 V and 1.24 V. Capacitive load of the regulator is 500 pF with 5Ω series resistor. WD was set to 3 and WD0 to 0.05 in this case.

Circuit specification and optimization results of the circuit parameters of the optimized voltage regulator are shown in Tab. 5.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Spec.</td>
<td>1.5 V</td>
<td>0.4 mV</td>
<td>30 mV</td>
<td>1.2 mV</td>
</tr>
<tr>
<td>Result</td>
<td>1.5 V</td>
<td>7 mV</td>
<td>50 mV</td>
<td>30 mV</td>
</tr>
</tbody>
</table>

Tab. 5. Circuit parameters – voltage regulator.

Design variables with their bounds and optimization results values are in Tab. 6.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Lower bound</th>
<th>Upper bound</th>
<th>Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1 (μm)</td>
<td>0.4</td>
<td>50</td>
<td>0.4</td>
</tr>
<tr>
<td>L1 (μm)</td>
<td>0.55</td>
<td>50</td>
<td>8.2</td>
</tr>
<tr>
<td>W2 (μm)</td>
<td>1</td>
<td>20</td>
<td>12.2</td>
</tr>
<tr>
<td>L2 (μm)</td>
<td>1</td>
<td>20</td>
<td>10.2</td>
</tr>
<tr>
<td>W3 (μm)</td>
<td>1</td>
<td>20</td>
<td>18.7</td>
</tr>
<tr>
<td>L3 (μm)</td>
<td>1</td>
<td>20</td>
<td>10.2</td>
</tr>
<tr>
<td>W4 (μm)</td>
<td>250</td>
<td>500</td>
<td>434.8</td>
</tr>
<tr>
<td>L4 (μm)</td>
<td>0.5</td>
<td>1</td>
<td>0.5</td>
</tr>
<tr>
<td>C (pF)</td>
<td>0.1</td>
<td>10</td>
<td>0.85</td>
</tr>
<tr>
<td>R1 (kΩ)</td>
<td>Depends just on circuit specifications</td>
<td>13.25</td>
<td></td>
</tr>
<tr>
<td>R2 (kΩ)</td>
<td></td>
<td>61.75</td>
<td></td>
</tr>
<tr>
<td>Ib (μA)</td>
<td>0.1</td>
<td>10</td>
<td>0.1</td>
</tr>
</tbody>
</table>

Tab. 6. Design variables – voltage regulator.

4.4 Generic Circuit

This section summarizes the actions needed to extend the proposed optimization tool to be able to optimize other kinds of analog circuits. The following items must be done:

- Creations of the circuit test-benches netlists.
- Definition of the circuit parameter extracts.
4.5 Comparison with Other Works

The proposed optimization tool was compared with works [8], [11] using Miller two-stage OTA design example. These works present results with less accurate current mirrors matching approach that our one described in Section 4.1.

First, the comparison with work [8] is given. That work consists of comparison of various optimization algorithms. We compared our optimization tool with the result of the most similar optimization algorithm given in [8]. The comparison is on the other hand not easy since the load capacitance of the sized circuit in [8] is not mentioned. We chose 1 pF for our optimization. Load capacitance of the sized circuit in [8] is not mentioned. These works [8], [11] using Miller two-stage OTA design example. These works present results with less accurate current and optimization time of their design example. It can be compared, at least, if our optimization tool can size as a powerful circuit as in [11] and if it can be optimized in a reasonable time. Since no specification was mentioned in [11] results of its optimization are used as a specification.

The results of the comparison with [11] are in Tab. 9. Design variables with their bounds before/after the reduction of the search space and optimization results values are in Tab. 10. The tables contain two optimization results where two runs of the second watchdog optimization were performed. Another explanation of the result difference is our different current mirror sizing algorithm mentioned in Section 4.1.

Kumar at al. [11] presents the powerful circuit thus we optimized only for typical condition (we were not able to get the same circuit parameters with PVT analysis). Simulation time achieved by developed optimization tool and watchdog feature was 186 and 192 minutes. First watchdog optimization ended by the 11th population. Solutions were found in the 5th and 6th population) that is a very good result for optimization using PVT simulations.

The second comparison was done with work [11] that is really recent work. It describes a powerful simulation based optimization approach based on Particle Swarm Optimization algorithm. The comparison was again not easy since the results presented in that article lack the information about design variables bounds, value of the bias current and optimization time of their design example. It can be compared, at least, if our optimization tool can size as a powerful circuit as in [11] and if it can be optimized in a reasonable time. Since no specification was mentioned in [11] results of its optimization are used as a specification.

The differences between their and our case are that they optimize CMRR (Common Mode Rejection Ratio) to 90 dB and run just typical simulations. We did not optimize CMRR but use PVT simulation to obtain our result (the results in Tab. 7 are typical results in comparison with our worst case results). Their optimization time was 32 minutes and our one 51 and 63 minutes (solution found in the 5th and 6th population) that is a very good result for optimization using PVT simulations.

<table>
<thead>
<tr>
<th>Param.</th>
<th>Gain</th>
<th>PM</th>
<th>GBW</th>
<th>SR</th>
<th>Cons.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spec.</td>
<td>70 dB</td>
<td>60°</td>
<td>1.0 MHz</td>
<td>1.0 V/µA</td>
<td>75 µA</td>
</tr>
<tr>
<td>Our result 1</td>
<td>86 dB</td>
<td>68°</td>
<td>2.5 MHz</td>
<td>1.0 V/µA</td>
<td>42 µA</td>
</tr>
<tr>
<td>Result [8]</td>
<td>92 dB</td>
<td>63°</td>
<td>1.7 MHz</td>
<td>1.0 V/µA</td>
<td>70 µA</td>
</tr>
</tbody>
</table>

Tab. 7. Circuit parameters – comparison with [8].

<table>
<thead>
<tr>
<th>Variable</th>
<th>Lower bound</th>
<th>Upper bound</th>
<th>Our result</th>
<th>Result [8]</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1 (µm)</td>
<td>5</td>
<td>20</td>
<td>2.5/2.4</td>
<td>17.0</td>
</tr>
<tr>
<td>W2 (µm)</td>
<td>50</td>
<td>150</td>
<td>71.4/65.6</td>
<td>84.5</td>
</tr>
<tr>
<td>W3 (µm)</td>
<td>5</td>
<td>20</td>
<td>12.3/8.3</td>
<td>12.6</td>
</tr>
<tr>
<td>W4 (µm)</td>
<td>50</td>
<td>250</td>
<td>158.6/186.2</td>
<td>141.5</td>
</tr>
<tr>
<td>C (pF)</td>
<td>0.1</td>
<td>10/5</td>
<td>3.7/2.0</td>
<td>2.6</td>
</tr>
<tr>
<td>M2 (-)</td>
<td>1</td>
<td>10</td>
<td>4/4</td>
<td>N/A</td>
</tr>
<tr>
<td>Ib (µA)</td>
<td>1</td>
<td>20</td>
<td>6.5/5.27</td>
<td>2.03</td>
</tr>
</tbody>
</table>

Tab. 8. Design variables – comparison with [8].

The differences between their and our case are that they optimize CMRR (Common Mode Rejection Ratio) to 90 dB and run just typical simulations. We did not optimize CMRR but use PVT simulation to obtain our result
$W_{D0}$ was set to 0.03/0.01 and $W_{Dp}$ to 1/5 for the first/second optimization respectively. Supply voltage was set to 3.3 V and load capacitance to 1 pF.

5. Conclusions

A novel approach of analog circuit optimization was presented in this paper. The optimization tool is implemented to the Cadence design environment to have a very short setup time. Another reason of this implementation is easy application of the tool. Simple differential evolution method is used as the optimization algorithm to be robust and thus to be able to converge to the solution for every design example.

Novel optimization watchdog feature was implemented. It is able to automatically change bounds of the search space. The main purpose is to reduce the search space and thus to shorten convergence time or to get better results.

PVT corner simulations are used during the circuit optimization. It causes higher accuracy of the results thus optimized circuits are usually ready for layout.

It was proven that this tool is able to generate optimized circuits without any need of creating schematics and test benches by optimization of the two-stage Miller OTA, folded cascade OTA and voltage regulator. Moreover the proposed tool was successfully compared with recently published works.

Next step of our work will be extending the tool to enable optimization of more types of circuits (for example voltage references or current sources).

Acknowledgements

This work has been supported by the Grant Agency of the Czech Republic project No. 102/09/160, CTU SGS grant No. SG11/156/OHK3/3T/13 and the Ministry of the Interior grant No. V1G20102015015.

Cadence™ and SKILL® are registered trademarks of Cadence Design Systems, Inc.

References


About Authors ...

Miloslav KUBAŘ (*1981) received his M.Sc. degree in Electronics from the Czech Technical University (CTU), Prague, in 2007. He has worked in the company ASICentrum spol. s r.o. since 2007 as an analog IC designer. He also works toward Ph.D. in microsensor signal processing at the CTU. The topic of his thesis is novel optimization tool for analog integrated circuits design.

Jiří JAKOVENKO (*1972) graduated in Microelectronics from the Czech Technical University in Prague, Department of Microelectronics (FEE-CTU). Since 1996 he has been with FEE CTU, where he received PhD degree in 2004 in Electronics. Currently he works as an Assistant Professor at the Department of Microelectronics as a member of Microsystems group. His activities are oriented to MEMS design and modeling, design and development of RF ICs and SSL lightning. From 2005 to 2009 he was a consultant and a member of Cadence RF and Analog-Mix signal group, San Jose, USA. He is author of many scientific and technical papers, a member of the Programme and Organizing Committees of international scientific conferences. He is the leader of the IC design group at the Department of Microelectronics of the CTU.