A Low-Voltage Electronically Tunable MOSFET-C Voltage-Mode First-Order All-Pass Filter Design

Bilgin METIN¹, Norbert HERENCSAR², Oguzhan CICEKOGLU³

¹Dept. of Management Information Systems, Bogazici University, Hisar Campus, 34342 Bebek-Istanbul, Turkey
²Dept. of Telecommunications, Brno University of Technology, Technicka 3082/12, 616 00 Brno, Czech Republic
³Dept. of Electrical and Electronics Engineering, Bogazici University, 34342-Bebek-Istanbul, Turkey

bilgin.metin@boun.edu.tr, herencsn@feec.vutbr.cz, cicekogl@boun.edu.tr

Abstract. This paper presents a simple electronically tunable voltage-mode first-order all-pass filter realization with MOSFET-C technique. In comparison to the classical MOSFET-C filter circuits that employ active elements including large number of transistors the proposed circuit is only composed of a single two n-channel MOSFET-based inverting voltage buffer, three passive components, and one NMOS-based voltage-controlled resistor, which is with advantage used to electronically control the pole frequency of the filter in range 103 kHz to 18.3 MHz. The proposed filter is also very suitable for low-voltage operation, since between its supply rails it uses only two MOSFETs. In the paper the effect of load is investigated. In addition, in order to suppress the effect of non-zero output resistance of the inverting voltage buffer, two compensation techniques are also introduced. The theoretical results are verified by SPICE simulations using PTM 90 nm level-7 CMOS process BSIM3v3 parameters, where ±0.45 V supply voltages are used. Moreover, the behavior of the proposed filter was also experimentally measured using readily available array transistors CD4007UB by Texas Instruments.

Keywords
Analog signal processing, all-pass filter, output resistance compensation techniques, first-order filter, inverting voltage buffer, loading effect, MOSFET-C filter, MOS resistive cell, tunable filter, voltage-mode.

1. Introduction

Electronically tunable circuits attracted significant attention in the design of analog integrated circuits, since tolerances of the electronic components in integrated circuit (IC) realization in practice are unacceptably high and thus after manufacturing fine-tuning is necessary. The most commonly used tunability approaches are the following: Firstly, the operational transconductance amplifier (OTA) can be mentioned, which is widely used in the design of electronically tunable circuits, since its transconductance gain (gm) can be varied through an external bias current [1]–[3]. After the current-controlled conveyor (CCCII) was introduced by Fabre et al. [4], a new period has been opened with respect to electronic tunability in the analog filter design. Here the parasitic/intrinsic X-input terminal resistance of the CCCII is controlled via an external bias current allowing electronic tunability to some current conveyor-based filter topologies. Another technique is given in [5]–[8], where the current and/or voltage gains of active building blocks (ABBs) are used for tuning purposes. In [9]–[23], MOS resistive circuits or metal-oxide semiconductor field effect transistor-C (MOSFET-C) filters were proposed. In MOSFET-C technique, the resistors are replaced with MOSFETs such that distortions, due to MOSFET non-linearities, are canceled and voltage-controlled resistors (VCR) are obtained. In the classical MOSFET-C approach the filters are composed of operational amplifier (Op-Amp)-based integrator blocks, where each of them is individually linearized [9], [10]. Also, beside Op-Amps, other ABBs are used in the design of MOSFET-C filters [10], [12], [14], [17], [20]. It is worth noting that all the above mentioned tunability methods require an active element that includes large number of transistors.

In this study, a two n-channel MOSFET-based inverting voltage buffer (IVB) is used in the design of MOSFET-C filter in contrast to circuits that require an active elements that are composed of large number of transistors [9]–[23]. The two NMOS-based IVB is employed in the realization of the MOS resistive cell (MRC) in [23]. In this technique, a MOS transistor is used with balanced signals due to an IVB in order to cancel even-order non-lineairities of the MOS transistor [23]. In order to show the advantage of this method, in this work a voltage-mode (VM) first-order all-pass filter (APF) example is presented. In the open literature several VM first-order APFs were reported [24]–[44] (and works cited therein), however, only circuits in [39]–[44] employ in total less than ten transistors. The use of low number of transistors in the circuit may results in lower silicon area in case of on-chip fabrication. This can be also seen from Tab. 1, which summarizes the advantages and disadvantages of previously reported VM low-transistor count APFs [39]–[44]
based on various relevant criteria. Recently, there is an increasing trend on the design of low-voltage circuits due to the requirement of efficient portable electronic systems with long battery lifetime [45]. In this paper and in [39], [41]–[43] proposed circuits are suitable for low-voltage operation, because only two MOSFETs are used between its supply rails. From Tab. 1 it can be also seen that only APFs in [41]–[44] are electronically tunable. From the tunability point of view, the circuit in [41] adapts the Fabre’s controlling parasitic resistance technique [4] adjusting the output resistance, circuits in [42] and [43] belong to MOSFET-C filters, while the APF in [44] is based on OTA. In order to suppress the effect of non-zero output resistance of the IVB, which negatively effects the gain response of the APF, two compensation techniques are also proposed and their efficiency are compared. The functionality of the proposed APF is verified by SPICE simulations and with experimental measurements.

2. The Proposed First-Order All-Pass Filter

The MOS resistive cell in Fig. 1 can be used for cancellation of MOS transistor non-linearities and a voltage-controlled linear MOS resistor is obtained [23]. The drain current of an n-channel MOS transistor in triode operation:

\[ I_D = K \left[ a_1 (V_1 - V_2) + a_2 (V_1^2 - V_2^2) + \ldots \right] \tag{1} \]

where \( V_1 \) and \( V_2 \) denote the drain and source voltages, respectively. Equation (1) shows how even-order terms are canceled if \( V_1 = -V_2 \). The \( I_D \approx 2V_1/R_{\text{mos}} \), where the equivalent resistance can be calculated as:

\[ R_{\text{mos}} = 1/Ka_1 = \frac{1}{\mu \cdot W \cdot L \cdot (V_C - V_{Th})}. \tag{2} \]

Here \( \mu \) is free electron mobility in the channel, \( C_{ox} \) is gate oxide capacitance per unit area, \( W \) and \( L \) are channel width and length of the NMOS, \( V_{Th} \) is threshold voltage of the transistor, and \( V_C \) is control voltage at the gate of the MOSFET used for tuning, respectively. In the MRC, even-order non-linearities of the MOS transistor can be canceled by the IVB that provides opposite signals at its drain and source.

The proposed VM APF circuit is given in Fig. 2. The NMOS transistors \( M_1 \) and \( M_2 \), both working in saturation region (satisfy conditions \( V_{GS} > V_{Th} \) and \( V_{DS} > V_{GS} - V_{Th} \)), implement the IVB of the MRC. The gain of the IVB can be calculated as [46]:

\[ \frac{V_i}{V_y} = -k \sqrt{\frac{(W/L)_2}{(W/L)_1}}, \tag{3} \]

and \( I_e = 0 \). Selecting equal values of \( W/L \) for both transistors, the gain \( k \) of the IVB will be unity.

The input/output terminal resistances of the IVB can be found as:

\[ R_i \approx \infty, \quad R_y \approx \frac{1}{g_{m1}} \left| r_{o2} \right| \tag{4} \]
where $g_m$ and $r_{os}$ represent the transconductance and output resistance of the $M_1$ and $M_2$ transistors, respectively. From (4) it can be seen that the input terminal of IVB has high resistance (ideally infinity) while the output terminal can exhibit low resistance $R_1$ (for ideal IVB it is zero) by selecting large transistors $M_1$ and $M_2$.

Assuming an ideal IVB with unity-gain and with zero output resistance and considering the resistance of the MOS transistor used as VCR, which is labeled as $R_{mos}$, routine analysis of the proposed circuit in Fig. 2 gives the following voltage transfer function (TF):

$$T(s) = \frac{V_{out}}{V_{in}} = -\frac{sCR_1R_{mos} + R_2(2 + sCR_{mos})}{(R_1 + R_2)(2 + sCR_{mos})}. \tag{5}$$

Here it is worth noting that it is possible to match resistors with much better precision than 0.1% even in the IC technologies of two decades ago [47]. For the element matching condition of $R_1 = 2R_2$, the TF in (5) changes to:

$$T(s) = \frac{V_{out}}{V_{in}} = \frac{1}{3} \frac{1 - sCR_{mos}/2}{1 + sCR_{mos}/2}. \tag{6}$$

Equation (6) represents a first-order all-pass TF. Although (6) is independent from the absolute values of $R_1$ and $R_2$, these resistance values should be chosen sufficiently high such that the output of the IVB is not loaded heavily. Fortunately, as it was mentioned, high-value resistors with good matching can be obtained in IC technology [47]. Their large tolerances in absolute values will not be a problem since (6) is independent from both $R_1$ and $R_2$.

The phase response of the TF in (6) is calculated:

$$\varphi(\omega) = -2\tan^{-1}(\omega CR_{mos}/2), \tag{7}$$

and pole $(\omega_p)$ and zero $(\omega_z)$ frequencies can be found as:

$$\omega_p = \omega_z = 2/CR_{mos}, \tag{8}$$

which clearly indicates that the $\omega_p$ can be easily tuned by adjusting the value of $R_{mos}$.

Considering non-ideal IVB and assuming equal $W/L$ ratio for both transistors, (3) converts to $V_c = -\beta(s)V_y$, where $\beta(s)$ is frequency-dependent parameter of the IVB, which limits the high frequency operation of the circuit. Using a single-pole model [48] it can be defined as follows:

$$\beta(s) = \frac{\beta_0}{1 + \omega_p^2 s^2}. \tag{9}$$

where $\beta_0 = 1 - \epsilon$, is DC voltage gain of IVB and ideally it is equal to unity. Considering non-ideal IVB and assuming element matching condition of $R_1 = 2R_2$, voltage gain (6) changes to:

$$T(s) = \frac{V_{out}}{V_{in}} = \frac{1}{3} \frac{2 - sCR_{mos}^2}{2 + sCR_{mos}^2}. \tag{10}$$

Equation (10) shows that extra pole and zero appears due to single-pole model additional to filter pole. If the frequency of these additional pole and zero are sufficiently higher than the pole of the presented all-pass filter than their effect on the frequency can be ignored.

3. Loading Effect Analysis

In this section the effect of the load at output terminal of the filter shown in Fig. 2 is investigated. Assuming an IVB with unity-gain and with non-zero output resistance $R_L$, which is for better understanding labeled as $R_{Lo}$, considering the resistance used as VCR as $R_{mos}$, and load $R_L$ at output terminal of the filter, straightforward analysis gives the voltage TF (11).

$$T(s) = \frac{V_{out}}{V_{in}} = \frac{1}{1 + sCR_{mos}/2}. \tag{11}$$

Assuming $R_L \gg R_{Lo}$ and $R_1 = 2R_2 = R$, TF in (11) turns to:

$$T(s) = \frac{V_{out}}{V_{in}} = \frac{1 - sCR_{mos}/2}{1 + sCR_{mos}/2}. \tag{12}$$

From (12) it can be observed that the load has no effect on pole $(\omega_p)$ or zero $(\omega_z)$ frequencies, but it effects the DC voltage gain of the filter. Here it is worth noting that this feature is an interesting advantage of this circuit against filter available in [44] in which the load effects the pole frequency of the circuit and it may produce a mismatch to zero frequency. To illustrate the effect of the load on the gain of the filter, it was further investigated. The calculation has been done for different values of $R_L$ while keeping the resistor values identical with listed in the Tab. 2 (without compensation column) and results are plot in Fig. 3.
\[ T(s) = \frac{V_{out}}{V_{in}} = -\frac{sC[R_1(R_{mos} - R_O) - R_2(R_{mos} + R_O) - R_{mos}R_O]}{R_1} - 2R_2 - R_O \]

\[ \frac{sC[R_2(R_{mos} + R_O) + R_{mos}R_O] + 2R_2 + R_O)}{sC[(R_1 + R_2)(R_{mos} + R_O) + R_{mos}R_O] + 2R_1 + 2R_2 + R_O}. \]

(11)

Fig. 3. Voltage gain of the APF for different values of load.

4. Compensation of the Effect of the Output Impedance

The presented APF adapts MOSFET-C technique and low-voltage technology. However, this simple MRC has an important non-ideality affecting the characteristics of the circuits, which is the non-zero output resistance of the IVB that is shown in Fig. 4. Two techniques are proposed to suppress the effect of this parasitic output resistance: (i) by changing the gain of the IVB and (ii) via resistor matching ratios.

4.1 Compensation with the Gain of the Inverting Voltage Buffer

Firstly, the change of the gain parameter of the IVB is used to compensate the unwanted effects of the parasitic output resistance. Denoting the parasitic output resistance of the IVB in Fig. 4 again as \( R_O \) and with element matching condition \( R_1 = 2R_2 \), the TF can be given as:

\[ T(s) = \frac{V_{out}}{V_{in}} = \frac{R_1}{R_1} \left( 1 + sC R_{mos} \right) + R_2 \left[ 1 + k + sC R_{mos} (1 - 2k) + 3sC R_O \right] \]

\[ \frac{R_1}{R_1} \left( 1 + sC R_{mos} \right) + 3R_2 \left[ 1 + k + sC (R_{mos} + R_O) \right] \]

where \( k \) is the gain of the IVB. For a non-zero \( R_O \), a \( k \) value can be calculated to achieve a flat gain response of the APF as it is given in (14).

The graphical representation of \( k \) is given for various \( R_{mos} \) and \( R_O \) values for \( R_L = 1 \, \text{k}\Omega \) in Fig. 5(a) and \( R_L = 20 \, \text{k}\Omega \) in Fig. 5(b), respectively. Figure 5 shows that choosing a \( k \) value appropriately can compensate for the unwanted effects of the \( R_O \).
select an $R$ circuit in Fig. 4(b) for the element matching condition of gain all-pass response. The new transfer function of the response is given in (16).

\[ k = \frac{R_O}{R_{mos}} + \frac{R_O}{6R_2} + \frac{\sqrt{13R_O^2R_{mos}^2 + 48R_OR_2R_{mos}(R_O + R_{max}) + 36R_2^2(R_O + R_{max})^2}}{6R_2R_{mos}}. \] (14)

\[ V_{in} = V_{in} \left( \frac{4 + R_{mos}^2C^2\omega^2}{R_{mos}^2C^2\omega^2} \right). \] (21)

Therefore, the efficiency of both techniques is compared by simulations.

5. Limitations of the Input Signal and the Control Voltage

To employ the MOSFET in MRC as a linear resistor, the terminal and control voltages of the MOSFET must keep it in triode region. Thus, the terminal voltages $V_T$ and $V_B$ of the MRC shown in Fig. 1, must satisfy the following conditions:

\[ V_x = -V_y, \]
\[ |V_x| \leq V_C - V_{Th}, \]
\[ |V_y| \leq |V_B|. \] (17) (18) (19)

Here $V_C \geq V_{Th}$ and $V_B \leq 0$. Moreover, $V_{Th}$ is given by:

\[ V_{Th} = V_{Th0} + \gamma' \left( \sqrt{2\Phi_f + V_B} - \sqrt{2\Phi_f} \right) \] (20)

where $V_{Th0}$ is the threshold voltage for $V_B = 0$, $\Phi_f$ is a physical parameter with $(2\Phi_f)$ typically 0.6 V, $\gamma'$ is a fabrication-process parameter [47].

Since the conditions in (17)–(19) impose a limitation on the terminal voltages of the MRC, it is clear that they also impose a limitation on the amplitude of the filters input signal $V_{in}$. The relation between the magnitudes of $V_T$ (the voltage at the inverter input terminal) and $V_{in}$ in Fig. 2(a) is $|V_T(j\omega)| = R_{mos}C\omega/\sqrt{4 + R_{mos}^2C^2\omega^2|V_{in}(j\omega)|}$. Furthermore, the conditions in (17)–(19) is obvious that $|V_T(j\omega)| \leq V_{in}$, where $V_{in} = \min(|V_C - V_{Th}|, |V_B|)$. Therefore one can obtain the limitation for $V_{in}$ as:

\[ |V_{in}| \leq \min \left( \sqrt{V_C - V_{Th}}, |V_B|, \frac{4 + R_{mos}^2C^2\omega^2}{R_{mos}^2C^2\omega^2} \right). \] (21)

Equation (21) shows that the input signal limitation is $|V_{in}| \leq V_{in}$ in Fig. 2(a) and it occurs at the sufficiently high frequency region. On the other hand much wider input dynamic signal is possible at low frequencies.

6. Simulation and Experimental Results

To verify the theoretical analyses, the proposed VM APF circuit is simulated using the SPICE simulation program with DC power supply voltages equal to $+V_{DD} = +V_{DD} = +V_{SS} = 0.45$ V. In the simulations, all n-channel MOS transistors are modeled by the Predictive Technology Model (PTM) 90 nm level-7 CMOS process BSIM3v3 parameters developed by the Nanoscale Integration and Modeling (NIMO) Group at Arizona State University ($V_{Th} = 0.2607$ V, $V_{Th0} = 0.2830$ V, $\Phi_f = 0.6$ V).

Fig. 6. Optimum resistor-matching value $m$ (constant $m$-value curves) for the circuit in Fig. 4(b) for the element matching condition of gain all-pass response versus $R_{mos}$ and $R_O$: (a) for $R_2 = 1$ kΩ, (b) for $R_2 = 20$ kΩ.

Secondly, a resistor matching ratio is used to compensate the undesired effects of the non-zero $R_2$ to achieve a flat gain all-pass response. The new transfer function of the circuit in Fig. 4(b) for the element matching condition of $R_1 = mR_2$ and with consideration $R_O$ can be calculated as:

\[ T(s) = \frac{V_{out}}{V_{in}} = \frac{R_O + R_2[2 + sCR_O(1 + m)] + sCR_{mos}(R_2 - mR_2 + R_O)}{R_O + R_2[2 + sCR_O(1 + m)] + sCR_{mos}(R_2 + mR_2 + R_O)}. \] (15)

The resistor matching ratio $m$ that results an all-pass response is given in (16).

For various $R_{mos}$ and $R_O$ values the graphical representation of $m$ is given for $R_2 = 1$ kΩ and $R_2 = 20$ kΩ in Figs. 6(a) and (b), respectively. Figure 6 illustrates how to select an $m$ value for a proper design to compensate the effect of $R_O$.

As a summary, both methods can be used to compensate the unwanted effect of the output resistance of the IVB.
\[
m = \frac{3R_2R_O + R_O^2 + (R_2 + R_O)R_{mos} + \sqrt{R_O^2(R_2 + R_O)^2 + R_{mos}^2(6R_2^2R_O - 2R_O^3 + (R_2 + R_O)(9R_2 + 5R_O)R_{mos})}}{2R_2(R_{mos} - R_O)}.
\]  

(16)

\begin{figure}
\centering
\includegraphics[width=\textwidth]{figure7.png}
\caption{(a) AC (voltage gain & output resistance vs. frequency) and (b) DC analyses of IVB.}
\end{figure}

\begin{figure}
\centering
\includegraphics[width=\textwidth]{figure8.png}
\caption{(a) Simulated (a) gain and phase responses, (b) time-domain responses of the proposed all-pass filter at 5.5 MHz.}
\end{figure}

<table>
<thead>
<tr>
<th>Parameter</th>
<th>APF without compensation</th>
<th>APF with (k)-ratio compensation</th>
<th>APF with (m)-ratio compensation</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C) [pF]</td>
<td>5.8</td>
<td>5.8</td>
<td>5.8</td>
</tr>
<tr>
<td>(R_1, R_2) [k(\Omega)]</td>
<td>40, 20</td>
<td>40, 20</td>
<td>43.7, 20</td>
</tr>
<tr>
<td>(W/L) of VCR (R_{mos}) [(\mu)m/(\mu)m]</td>
<td>0.63/0.27</td>
<td>0.63/0.27</td>
<td>0.63/0.27</td>
</tr>
<tr>
<td>(V_C) of VCR (R_{mos}) [V]</td>
<td>0.51</td>
<td>0.51</td>
<td>0.51</td>
</tr>
<tr>
<td>(R_{mos}) [k(\Omega)]</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>(W/L) of (M_1) and (M_2) [(\mu)m/(\mu)m]</td>
<td>both 54/0.27</td>
<td>54/0.27 and 71.82/0.27</td>
<td>both 54/0.27</td>
</tr>
<tr>
<td>Total power dissipation [(\mu)W]</td>
<td>364</td>
<td>418</td>
<td>364</td>
</tr>
</tbody>
</table>

\textbf{Tab. 2.} Design parameters of the VM all-pass filters in Figs. 2(b), 4(a), and (b) for \(f_p = 5.5\) MHz.

\(\mu = 0.017999999\) cm\(^2/\text{(V s)}, T_{ns} = 2.5\) nm \([49]\). In the design, the bulks of all NMOS transistors are connected to their relevant sources to prevent body effect.

First of all, the performance of the IVB was tested by AC and DC analyses. The aspect ratios of both \(M_1\) and \(M_2\) transistors were chosen as \(W/L = 54\ \mu\text{m}/0.27\ \mu\text{m}\). Note that the \(W/L\) ratio of the transistors should be selected sufficiently high to decrease the loading effect. The AC simulation results for both voltage gain and output resistance of the IVB are shown in Fig. 7(a). The obtained gain of the IVB voltage transfer is equal to 0.988 and its \(f_{-3\text{db}}\) frequency is found to be 5.68 GHz while its parasitic output resistance, whose unwanted effect compensation is the aim of this paper, is equal to \(R_O = 145.74\ \Omega\). The DC voltage characteristic of \(V'_i\) against \(V'_x\) is shown in Fig. 7(b). The maximum values of terminal voltages without producing significant distortion are approximately computed as \(-0.45\) V to \(+0.23\) V.

In order to compare both compensation techniques...
and their efficiency on the proposed VM APF, circuits in Figs. 2(b), 4(a) and (b) have been further analyzed in SPICE software. All three variants have been proposed for $f_p \approx 5.5$ MHz, which is a typical operating frequency of wireless local area network (WLAN; IEEE 802.11b) receivers [50], and design parameters are given in Tab. 2. Figure 8(a) shows the ideal and simulated gain and phase responses of the uncompensated and compensated filters. From the results it can be observed that the deviation in gain is compensated using both techniques successfully. To compare the time-domain performance of all three filter variants, transient analysis is performed to evaluate the voltage swing capability and phase errors of the circuits as it is demonstrated in Fig. 8(b). In simulations, a sine-wave input of 90 mV amplitude and frequency of 5.5 MHz was applied to the filters while keeping settings as listed in Tab. 2. In case of circuit with $k$-ratio compensation the offset is caused by non-equal $W/L$ ratio of $M_{1,2}$ transistors and it can be suppressed via level shifter also used in [41]. It is worth mentioning that the total power dissipation (TPD) of the circuit with $m$-ratio compensation is equal to APF without compensation and found to be 364 $\mu$W. On the other hand, the TPD of the filter with $k$-ratio compensation is 418 $\mu$W due to larger channel width of $M_2$, which also increases its total area in case of on-chip fabrication. Hence, from the obtained simulation results we can conclude that the technique with $m$-ratio compensation is more effective. Therefore, in further analyses the behavior of the VM APF shown in Fig. 4(b) will be investigated. To demonstrate the electronic tunability of proposed filter with $m$-ratio compensation shown in Fig. 4(b), its ideal and simulated gain and phase responses are depicted in Fig. 9(a). The tunability performance is also illustrated in Fig. 9(b), where the control voltage $V_C$ of VCR was tuned from $V_{CC}$ to supply rail of IVB and the pole frequency changes from 103 kHz to 18.3 MHz successfully. The total harmonic distortion (THD) variation with respect to amplitude of the applied sinusoidal input voltage at 5.5 MHz is shown in Fig. 10. An input with the amplitude of 90 mV yields THD value of 2.23%. Using the INOISE and ONOISE statements input and output noise variations against frequency have also been simulated and results are tabulated in Tab. 3.

Moreover, the performance of the proposed circuit shown in Fig. 4(b) have also been tested experimentally. In measurements, for implementation of IVB and VCR, the readily available array transistors CD4007UB [51] by Texas Instruments with $\pm 3$ V DC supply voltages have been used. In experiments the values of the passive components were selected as $C = 10$ nF, $R_1 = 220$ k$\Omega$, and $R_2 = 100$ k$\Omega$. The measured gain and phase responses are depicted in Fig. 11. The phase responses are depicted for three different control voltages $V_C = 1.5$ V and $V_C = 1.8$ V and the gain response is depicted for $V_C = 1.8$ V.

![Fig. 9. Demonstration of electronic tunability of pole frequency with control voltage $V_C$ of the all-pass filter with $m$-ratio compensation shown in Fig. 4(b): (a) gain and phase responses, (b) control voltage $V_C$ vs. pole frequency.](image)

![Fig. 10. THD variation of the APF with $m$-ratio compensation shown in Fig. 4(b) vs. applied input voltage at 5.5 MHz.](image)

<table>
<thead>
<tr>
<th>Frequency (Hz)</th>
<th>APF without compensation</th>
<th>APF with $m$-ratio compensation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Input noise (nV/$\sqrt{Hz}$)</td>
<td>Output noise (nV/$\sqrt{Hz}$)</td>
</tr>
<tr>
<td></td>
<td>45.772</td>
<td>15.295</td>
</tr>
<tr>
<td>$1 \times 10^4$</td>
<td>45.772</td>
<td>15.295</td>
</tr>
<tr>
<td>$1 \times 10^5$</td>
<td>45.995</td>
<td>15.281</td>
</tr>
<tr>
<td>$1 \times 10^6$</td>
<td>51.479</td>
<td>14.997</td>
</tr>
<tr>
<td>$1 \times 10^7$</td>
<td>53.346</td>
<td>14.923</td>
</tr>
<tr>
<td>$1 \times 10^8$</td>
<td>52.302</td>
<td>14.920</td>
</tr>
</tbody>
</table>

![Tab. 3. Input and output noises of the all-pass filters in Figs. 2(b) and 4(b) against frequency.](image)
From the simulation results and experimental measurements it can be seen that the final solution is in good agreement with the theory.

7. Conclusions

In this paper a voltage-mode first-order all-pass filter circuit employing only three NMOS transistors, two resistors, and a single capacitor is proposed by MOSFET-C technique. Simplicity, tunability, and low-voltage operation features make the circuit attractive for contemporary technologies. In order to suppress the effect of non-zero output resistance of the IVB, two compensation techniques are investigated. Based on the simulation results we can conclude that the technique with resistor matching ratio compensation is more effective and it gives good compromise in terms of filter voltage gain compensation, DC voltage offset, TPD, and transistors total area. However, as simulation results showed that, if the filter is tuned then the optimum parameter setting cannot be respected in the full scale.

Acknowledgements

Ing. Norbert Herencsár, Ph.D. was supported by the project CZ.1.07/2.3.00/30.0039 of Brno University of Technology. Research described in this paper was also in part supported by the project SIX CZ.1.05/2.1.00/03.0072 from the operational program Research and Development for Innovation, by the project BUT Fund No. FEKT-S-11–15, and Czech Science Foundation projects under No. P102/11/P489 and P102/09/1681. Dr. Bilgin Metin would like to thank Prof. Dr. Ali Toker, Istanbul Technical University, and Prof. Dr. Gunhan Dundar, Bogazici University, for their helpful comments and suggestion on improving the paper. A preliminary version of this paper has been presented at the International Conference on Ph.D. Research in Microelectronics and Electronics – PRIME 2008 [52]. Authors also wish to thank the anonymous reviewers for their useful and constructive comments that helped to improve the paper.

References


[46] PTM 90 nm CMOS Technology SPICE BSIM3v3 Parameters [Online]. Available at: http://bwrc.eecs.berkeley.edu/classes/icdesign/ec241a_07/As-signments/90nm_bulk.txt


About Authors ...

Bilgin METIN received the B.Sc. degree in Electronics and Communication Engineering from Istanbul Technical University, Istanbul, Turkey in 1996 and the M.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from Bogazici University, Istanbul, Turkey in 2001 and 2007 respectively. He is currently an Assistant Professor in the Management Information Systems Department of Bogazici University. His research interests include continuous time filters, analog signal processing applications, current-mode circuits, information systems. He was given the best student paper award of ELECO 2002 conference in Turkey. He has over 60 publications in scientific journals or conference proceedings.

Norbert HERENCSAR was born in Slovak Republic in 1982. He received the M.Sc. and Ph.D. degrees in Electronics & Communication and Teleinformatics from Brno University of Technology, Czech Republic, in 2006 and 2010, respectively. Currently, he is an Assistant Professor at the Department of Telecommunications and employee at the Centre of Sensor, Information and Communication Systems (SIX) of Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic. During September 2009-February 2010 and February 2013-May 2013 he was an Erasmus Exchange Student and Visiting Researcher, respectively, with the Department of Electrical and Electronic Engineering, Bogazici University, Istanbul, Turkey. His research interests include analog filters, current-, voltage- and mixed-mode circuits, electronic circuit & system design, new active elements and their circuit applications, and oscillators. He is an author or co-author of 36 research articles published in SCI-E international journals, 23 articles published in other journals, and 66 papers published in proceedings of international conferences. In 2011 and 2012, he received Rector Award in the University competition “Top 10 Excellence VUT” for the 9th and 8th most productive scientist at the Brno University of Technology, category “Publications”, respectively. His paper “Novel resistorless dual-output VM all-pass filter employing VDIBA”, presented and published at the 7th International Conference on Electrical Electronics Engineering - ELECO 2011, Bursa, Turkey, received “The best paper award in memory of Prof. Dr. Mustafa Bayram”.

Since 2008, Dr. Herencsar serves in the Organizing and Technical Committee of the International Conference on Telecommunications and Signal Processing (TSP). Since 2010 he is also Co-Chair of TSP. In 2013 he serves in the Technical Program Committee of the 8th International Conference on Electrical and Electronics Engineering (ELECO 2013). Since 2012, he is Co-Editor of the International Journal of Advances in Telecommunications, Electrotechnics, Signals and Systems. In 2011, he was Guest Co-Editor of TSP 2010 Special Issue on Telecommunications, published in the Telecommunication Systems journal of Spriger. In 2011–2013, he was Guest Co-Editor of TSP 2010, TSP 2011, and TSP 2012 Special Issues on Signal Processing, published in the Radioengineering journal. He is Senior Member of the IACSIT and Member of the IEEE, IAENG, and ACIEEE. He is also Committee Member of the IACSIT Electronics and Electrical Society (EES).

Oguzhan CICEKOGLU received the B.Sc. and M.Sc. degrees from Bogazici University and the PhD. degree from Istanbul Technical University all in Electrical and Electronics Engineering in 1985, 1988 and 1996 respectively. He served as lecturer at the School of Advanced Vocational Studies Electronics Prog. of Bogazici University where he held various administrative positions between 1993 and 1999. He has also given lectures at the Turkish Air Force Academy. He was with the Biomedical Engineering Institute of the Bogazici University between 1999 and 2001. Then he joined the Electrical and Electronics Engineering Department of the same university where he became a professor. Between 2007 and 2010 he served as the Dean of Engineering at Corlu Engineering Faculty of Namik Kemal University, Turkey. Since May 2013 he is appointed as the Dean of Engineering Faculty of Turkish-German University (TAU) in Istanbul.

Prof. Cicekoglu served in organizing and technical committees of many national and international conferences. He was the guest co-editor of two previous Special Issues of the Analog Integrated Circuits and Signal Processing Journal. One of the publications he co-authored in IEEE Transactions on Circuits and Systems II—Analog and Digital Signal Processing is among the top cited papers listed in IEEE Circuits and Systems Society web page. He received the Research Excellence Award of Bogazici University Foundation in 2004. He served as the co-chair of Amplifiers and Comparators track in 50th IEEE Midwest-Newcas Joint Conference which is held in Montreal-Canada as a track chair in the 52th IEEE Midwest Symposium held in Cancun-Mexico. His current research interests include analog circuits, active filters, analog signal processing applications and current-mode circuits. He is the author or co-author of about 150 papers published in scientific journals or conference proceedings and conducts review in numerous journals including Analog Integrated Circuits and Signal Processing, IEEE CAS—I, IEEE CAS—II, International Journal of Electronics, International Journal of Circuit Theory and Applications, IEE Proceedings Pt.G, ETRI Journal and several others.

Prof. Cicekoglu is a member of the IEEE and is currently Associate Editor of International Journal of Electronics.