

DCCII-Based Novel Lossless Grounded Inductance Simulators with No Element Matching Constrains

Bilgin METIN¹, Norbert HERENC SAR², Jaroslav KOTON², Jiun-Wei HORNG³

¹Dept. of Management Information Systems, Bogazici University, Hisar Campus, 34342 Bebek-Istanbul, Turkey

²Dept. of Telecommunications, Brno University of Technology, Technicka 3082/12, 616 00 Brno, Czech Republic

³Dept. of Electronic Engineering, Chung Yuan Christian University, Chung-Li, 32023, Taiwan

bilgin.metin@boun.edu.tr, herencsn@feec.vutbr.cz, koton@feec.vutbr.cz, jwhorng@cycu.edu.tw

Abstract. In 1996, the differential current conveyor (DCCII) was introduced as a versatile active element with current differencing capability. Therefore, in this study, the usefulness of the DCCII is shown on six novel lossless grounded inductance simulator circuits. Proposed circuits simultaneously employ minimum number of elements, i.e. single DCCII, one capacitor, and two resistors. No passive element matching restriction is needed and all solutions are electronically tunable in case that one of resistors is replaced by MOSFET-based voltage-controlled resistor. The internal structure of the active element has been implemented using the TSMC 0.25 μm SCN025 CMOS process BSIM3v3.1 parameters. Firstly, the performance of the selected inductor simulator is evaluated and subsequently verified in the design of 5th-order high-pass ladder and 2nd-order frequency filters. In addition, experimental results using commercially available AD844/ADs are given to verify the theoretical analysis and SPICE simulations.

Keywords

DCCII, differential current conveyor, inductance simulator, ladder filter, lossless grounded inductor.

1. Introduction

In the literature several lossless (pure) synthetic inductance simulators have been proposed since direct physical implementation of inductors on an integrated chip may not satisfy performance requirements of the circuits in comparison to resistors and capacitors in the integrated circuit (IC) realization point of view. For example, they have larger chip area than other passive circuit elements when high inductance values are needed. Therefore, during last few decades the design of synthetic inductors has received considerable attention. The most famous inductance simulators were proposed by Ford & Girling [1] and Antoniou [2] in 1966 and 1969, respectively. Both realizations utilize two Op-Amps and four passive elements to obtain an inductor. How-

ever, compared to Op-Amps, current conveyors (CCs) and other high-performance active building blocks (ABBs) provide many advantages such as greater linearity, wider bandwidth, and better dynamic range [3]. In 1978, the Ford & Girling inductor equivalent using CCs was introduced by Soliman [4] and it became a key reference to many other inductance simulators available in the literature that have been obtained by its modification in order to realize an ideal inductor. During last few decades many lossless grounded synthetic inductor topologies have been proposed in the literature [5]–[18], [30] and their performance is summarized in Tab. 1. For example, the grounded lossless inductance simulators based on second and first-generation current conveyor in [5]–[7] employ single capacitor and respectively four, three, and four resistors. In [8] and [9], novel simulated inductors employing a single novel CCs so-called minus-type modified inverting first- and second-generation current conveyor (MICCI- / MICCI-) are introduced. These inductors employ minimum number of active and passive components, but both require passive component matching constraint. Another minimum active and passive elements-based grounded inductor with passive component matching constraint employing plus-type gain-variable third-generation current conveyor (GVCCIII+) is proposed in [10]. Although the single fully differential second-generation current conveyor (FDCCII)-based circuits reported in [11] also employ minimum number of components, passive component matching constraints and excessive number of transistors in the used FDCCII structure make these circuits unpractical. Similarly, the dual-X second-generation current conveyor (DXCCII)-based inductor simulators in [12]–[14] also require passive component matching. The operational transresistance amplifier (OTRA) has also received considerable attention, which resulted in recently published works [15]–[17]. Circuits in [15] employ two OTRAs, while in [16] and [17] one OTRA and voltage buffer (VB) or only single OTRA is used, respectively. As drawback of solutions [16] and [17] the usage of two capacitors can be mentioned. Finally, the single positive four-terminal-floating-nullor (PFTFN) based lossless grounded inductance simulation circuit is worth to be mentioned [18], in which a complex resistor matching can be highlighted as the drawback.

Reference	Year	No. and type of ABBs	No. of transistors	No. of capacitors	No. of resistors	Passive element matching constraints
[5] - Fig. 1	1978	1 CCII+	–	1	4	Yes
[6] - Figs. 2 (a), (b)	2004	1 CCI	12*	1	3	Yes
[7] - Fig. 2(a)	2012	1 CCI	26*	1	4	Yes
[8] - Fig. 1	2007	1 MICCI–	34	1	2	Yes
[9] - Fig. 2	2005	1 MICCI–	8	1	2	Yes
[10] - Fig. 3(a)	2006	1 GVCCIII+	26	1	2	Yes
[11] - Figs. 2(b)-(e)	2010	1 FDCCII	92*	1	2	Yes
[12] - Fig. 2(b)	2010	1 DXCCII	48	1	2	Yes
[13] - Figs. 2 (a), (c)-(f)	2011	1 DXCCII	28	1	2 / 3	Yes
[14] - Fig. 3(a)	2012	1 DXCCII	29*	1	3	Yes
[15] - Figs. 2(a), (b)	2011	2 OTRA	28	1	5	Yes
[16] - Fig. 5	2012	1 OTRA, 1 VB	<i>D</i>	2	2	Yes
[17] - Fig. 2	2013	1 OTRA	14	2	3	Yes
[18] - Fig. 1	2010	1 PFTFN	32*	1	4	Yes
[30] - Figs. 2(a), (b)	2012	1 DCCII	27*	1	2	Yes
This work - Figs. 2(a)-(f)	2013	1 DCCII	34	1	2	No

Tab. 1. Comparison of previously published lossless grounded inductance simulators (Notes: – Not mentioned; * Ideal current source(s) are assumed; *D* Direct ICs are used).

In 1996, the differential current conveyor (DCCII) was introduced by Elwan and Soliman as the first active element with current differencing capability [19]. In fact, the DCCII combines the simplicity of the classical CCII [20] with current differencing feature of the conventional current differencing buffered amplifier (CDBA) [21]. Therefore, the DCCII looks like a CDBA for current differencing operation, but it has an additional voltage terminal like CCII, which has high-input impedance. Unfortunately, in the literature it has not received as much attention as the CDBA yet and up to now only few DCCII-based applications are published [22]–[30]. Our short study showed that only [30] deals with lossless grounded inductance simulator design. Although the circuits in [30] seem to be very attractive inductance simulators, similarly to above discussed works [5]–[18], the passive element matching restriction brings a drawback to it. Therefore, the aim of this work is to increase the variety of DCCII circuits in the literature with introduction of six novel lossless grounded synthetic inductors that simultaneously provide the following important features:

- (i) employ minimum number of active and passive components,
- (ii) no passive element matching restriction is required in any of presented circuits,
- (iii) circuits are electronically tunable, if the grounded resistor is replaced by metal–oxide–semiconductor field-effect transistor (MOSFET)-based voltage-controlled resistor (VCR) [31], [32],
- (iv) and they show versatility of the DCCII in the inductance simulator configuration.

The performance of the active element and inductors are verified using SPICE software. The application possibility of selected inductance simulator is subsequently shown on the design of the 5th-order high-pass and 2nd-order three function filters. In addition, experimental results are given to prove the operation of a 2nd-order high-pass Butterworth filter.

2. Circuit Description

The DCCII [19] is a five-terminal analog building block, whose circuit symbol is shown in Fig. 1. The difference of the currents at the X_P and X_N terminals is reflected to the Z terminals. The voltage potential of the Y terminal is copied to the X_P and X_N terminals. Considering the non-idealities caused by the physical implementation of the DCCII, it is described with the following hybrid matrix:

$$\begin{bmatrix} v_{XN} \\ v_{XP} \\ i_{Z+} \\ i_{Z-} \\ i_Y \end{bmatrix} = \begin{bmatrix} 0 & 0 & \beta_N \\ 0 & 0 & \beta_P \\ \alpha_P & -\alpha_N & 0 \\ -\alpha_N & \alpha_P & 0 \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} i_{XP} \\ i_{XN} \\ v_Y \end{bmatrix} \quad (1)$$

where β_i and α_i for $i = N, P$ represent the voltage and current gains of the DCCII that are ideally equal to unity.




Fig. 1. Circuit symbol of the DCCII.

The proposed circuits realizing grounded inductor simulators employing single DCCII, single capacitor, and two resistors are shown in Figs. 2(a)–(f). Considering ideal DCCII ($\beta_N = \beta_P = 1$ and $\alpha_N = \alpha_P = 1$), routine circuit analyses yield the following input impedance for all six variants:




Fig. 2. Proposed lossless grounded inductance simulators using single DCCII.

$$Z_{in} = \frac{V_{in}}{I_{in}} = sL_{Eq} = sCR_1R_2. \tag{2}$$

Passive sensitivities of the proposed circuits are $|S_{R_1, R_2, C}^{L_{Eq}}| = 1$. In case of circuits shown in Figs. 2(c) and (e) the connected capacitor to the X-terminal of DCCII will affect circuit operation since it is in series with parasitic R_X , which is a disadvantage of these inductance simulator realizations. It is also worth noting that although each proposed circuit employs floating capacitor, but they can be realized easily with a current IC process that offers double poly (poly1-poly2) or metal-insulator-metal (MIM) capacitor [33].

3. Simulation Results

The CMOS implementation of the DCCII shown in Fig. 3 [26] was used to verify operation of the selected grounded inductance simulator. Unlike DCCII design that includes 21 transistors in [19], the DCCII in [26] uses 34 transistors. However, it has very high output impedance due to active feed-back cascade current mirrors. In Fig. 3, as explained in [26], the input currents i_{XN} and i_{XP} are applied to the drain of transistors M_{12} and M_{14} , respectively. The Y terminal voltage is applied to the gate of transistors M_2 and M_5 . Because $M_1, M_2, M_5,$ and M_6 are matched transistors; the voltage at Y terminal is conveyed to the terminals X_N and X_P . The difference between the X_P and X_N currents is conveyed to the Z terminals by the mirror-

Transistors	W(μm)/L(μm)	Transistors	W(μm)/L(μm)
M _{1,2,5,6}	50/0.5	Other PMOS	100/0.5
M _{3,4,7,8}	5/0.5	Other NMOS	10/0.5

Tab. 2. Aspect ratios of the MOS transistors in DCCII shown in Fig. 3.

Parameter	Value
Linearity $v_{XN}/v_Y, v_{XP}/v_Y$ (V)	both $-0.8 \rightarrow +1.25$
Linearity $i_{Z+}/i_{XN}, i_{Z-}/i_{XP}$ (mA)	$-0.8 \rightarrow +0.9$
Linearity $i_{Z+}/i_{XP}, i_{Z-}/i_{XN}$ (mA)	$-1.9 \rightarrow +0.9$
$v_{XN}/v_Y, v_{XP}/v_Y$ gains (β_N, β_P)	both 1.007
$i_{Z+}/i_{XN}, i_{Z-}/i_{XP}$ gain (α_N)	0.9645
$i_{Z+}/i_{XP}, i_{Z-}/i_{XN}$ gain (α_P)	0.9885
$v_{XN}/v_Y, v_{XP}/v_Y$ f_{-3dB} (GHz)	both 1.975
$i_{Z+}/i_{XN}, i_{Z-}/i_{XP}$ f_{-3dB} (GHz)	2.099
$i_{Z+}/i_{XP}, i_{Z-}/i_{XN}$ f_{-3dB} (GHz)	1.497

Tab. 3. Main parameters of the proposed DCCII given in Fig. 3.

ing action of transistors $M_{15}-M_{18}$ and $M_{19}-M_{22}$. Transistors $M_{23}-M_{34}$ form the accurate active-feedback CMOS cascode current mirrors of the output stages. In the SPICE simulations TSMC 0.25 μm SCN025 CMOS process BSIM3v3.1 parameters were used [34]. The DC supply voltages used are $+V_{DD} = -V_{SS} = 1.25$ V and $V_b = 0.25$ V. The transistor aspect ratios are given in Tab. 2. The total power consumption of the DCCII is 22.8 mW.

The selected grounded inductance simulator from Fig. 2(d) was designed with the following passive element values: $R_1 = 4$ kΩ, $R_2 = 7.5$ kΩ, and $C = 10$ pF, which according to (2) corresponds to the value of the inductance of




Fig. 3. A CMOS implementation of the DCCII [26].




Fig. 4. Theoretical and simulated magnitude and phase responses of the impedance of the proposed lossless grounded inductance simulator shown in Fig. 2(d) relative to frequency for $L_{Eq} = 0.3$ mH.




Fig. 5. Grounded resistor using two MOSFETs and two symmetrical power supplies [31], [32].

$L_{Eq} = 0.3$ mH. Note that capacitors with larger values than 10 pF are not practical because of the large substrate area consumed [35]. The theoretical and simulated magnitude and phase responses are shown in Fig. 4. As it can be seen from Fig. 4, the magnitude of impedance increases with the frequency and the useful frequency range for this circuit is approximately from 30 kHz to 10 MHz. Wider operating frequency range can be achieved using frequency improvement methods proposed in [36]–[38], where negative impedance converters (NICs) are with advantage used for eliminating the parasitic of simulated inductors and thus enhancing their frequency performance. As it can be seen from the referred equivalent inductor simulator circuits, the reduction of r_s effects is achieved by adding $-r_s$ in series connection, thus the low-frequency performance is improved considerably [36]–[38]. In the same way, $C'_p = C_p$ and $R'_p = R_p$ together with an additional NIC are used to improve high-frequency performance of the circuit.

All circuits in Fig. 2 have the advantage of employing grounded resistor, which can be replaced by two MOSFET-based VCR shown in Fig. 5 [31], [32] that resistance can be calculated as $R_{MOS} = V_{in}/I_{in} = L/[2\mu C_{OX}W(V_C - V_T)]$, where μ is carrier mobility, C_{OX} is the gate capacitance per unit area, V_T is threshold voltage, and W and L are the channel width and length, respectively. In simulations, W/L ratios of both MOSFETs were selected as $0.5 \mu\text{m}/2 \mu\text{m}$ while keeping values of R_1 and C given above. Fig. 6 shows impedance values relative to frequency of the circuit from Fig. 2(d) with three different values of control voltages V_C , while the controllability of L_{Eq} with respect to the control voltage V_C from 0.6 V to 1.8 V is shown in Fig. 7. Simulations confirmed that the simulated inductance can easily be adjusted by control voltage V_C from 2.1 mH to 0.34 mH.

The functionality of the proposed inductance simulator in Fig. 2(d) was tested on a 5th-order high-pass LC passive ladder prototype shown in Fig. 8. In the design the passive elements were selected as $C_1 = C_2 = 5$ pF, $C_3 = 10$ pF, $R_L = 10$ k Ω , $R_S = 10$ k Ω , and synthetic inductors $L_{Eq1} = 400 \mu\text{H}$,




Fig. 6. Simulated magnitude responses of the impedance of the proposed lossless grounded inductance simulator shown in Fig. 2(d) relative to frequency for different V_C .




Fig. 7. Controllability of L_{Eq} with respect to the control voltage V_C .




Fig. 8. 5th-order high-pass ladder filter prototype.




Fig. 9. Ideal and simulated frequency response of the 5th-order high-pass filter.




Fig. 10. Parallel resonant circuit prototype.




Fig. 11. Theoretical and simulated low-pass (LPF), high-pass (HPF), and band-pass (BPF) responses of the parallel resonant circuit.

$L_{Eq2} = 800 \mu\text{H}$, which results in a cut-off frequency of 2.25 MHz. For the realization of L_{Eq1} , passive element values were chosen as $R_1 = 10 \text{ k}\Omega$, $R_2 = 40 \text{ k}\Omega$, and $C = 1 \text{ pF}$ while passive elements employed in L_{Eq2} had values $R_1 = 20 \text{ k}\Omega$, $R_2 = 40 \text{ k}\Omega$, and $C = 1 \text{ pF}$. Both theoretical and simulated 5th-order high-pass ladder filter responses are shown in Fig. 9.

In addition, to show another application of the proposed inductance simulator a current-mode multifunction filter was designed and simulated. The basic cell is an inductor simulator L_{Eq} in parallel with a capacitor C and resistor R to form a resonant circuit as it is shown in Fig. 10. The resonant circuit is designed with element values: $C = 10 \text{ pF}$, $R = 10 \text{ k}\Omega$, and $L_{Eq} = 1 \text{ mH}$, which result in a pole frequency of $f_p \cong 1.59 \text{ MHz}$. The L_{Eq} from Fig. 2(b) is composed by $R_1 = 20 \text{ k}\Omega$, $R_2 = 50 \text{ k}\Omega$, and $C = 1 \text{ pF}$. Simulated low-pass (I_{LP}), high-pass (I_{HP}), and band-pass (I_{BP}) responses of the parallel resonant circuit are given in Fig. 11. The simulation results agree well with theoretical results.

4. Experimental Results

In addition to the simulations, in order to verify the above given theoretical analysis, the proposed inductor simulator in Fig. 2(d) is designed with passive element values of $R_1 = R_2 = 1 \text{ k}\Omega$, $C = 10 \text{ nF}$. For the Butterworth high-pass filter prototype in Fig. 12, the passive element values are selected as $R_L = R_S = 1 \text{ k}\Omega$ and $C_2 = 10 \text{ nF}$, which are fabricated with 10% tolerances. The cut-off frequency is 11.22 kHz. The DCCII is designed with the commercially available AD844/ADs of Analog Devices with supply voltages of $V_{DD} = +15 \text{ V}$ and $V_{SS} = -15 \text{ V}$ [39]. A sine waveform with a peak-to-peak voltage of 1.2 V is applied to the




Fig. 12. 2nd-order high-pass Butterworth ladder filter prototype used in the experiment.




Fig. 13. Experimental results: Ideal and measured frequency responses of the 2nd-order Butterworth high-pass filter.

filter constructed with above mentioned passive element values. Theoretical and measurement data of the frequency responses are depicted in Fig. 13. The experimental results quite agree with theoretical results.

5. Conclusions

DCCII is an active element that combines features of current differencing unit and CCII. In this paper, we emphasized advantage of DCCII presenting six novel grounded inductor simulator topologies. The proposed circuits use minimum number of elements and do not have the element matching restriction. The performance of the selected inductor simulator was tested in 5th-order high-pass LC passive ladder prototype, in LCR parallel resonant circuit, and in high-pass filter prototype. Simulation and experimental results well confirm the theoretical analysis.

Acknowledgements

Ing. Norbert Herencsar, Ph.D. was supported by the project CZ.1.07/2.3.00/30.0039 of Brno University of Technology. Research described in this paper was also in part supported by the project SIX CZ.1.05/2.1.00/03.0072 from the operational program Research and Development for Innovation, BUT Fund No. FEKT-S-11-15, and Czech Science Foundation projects under No. P102/11/P489 and P102/09/1681.

Authors also wish to thank the anonymous reviewers for their useful and constructive comments that helped to improve the paper.

References

- [1] FORD, R. L., GIRLING, F. E. J. Active filters and oscillators using simulated inductance. *Electronics Letters*, 1966, vol. 2, no. 2, p. 52.

- [2] ANTONIOU, A. Realization of gyrators using operational amplifiers, and their use in RC-active-network synthesis. *Proceedings of the IEE*, 1969, vol. 116, p. 1838 - 1850.
- [3] FERRI, G., GUERRINI, N. C. *Low-Voltage Low-Power CMOS Current Conveyors*. Boston: Kluwer Academic Publishers, 2003.
- [4] SOLIMAN, A. M. Ford-Girling equivalent circuit using CCII. *Electronics Letters*, 1978, vol. 14, no. 22, p. 721 - 722.
- [5] SOLIMAN, A. M. New active-gyrotor circuit using a single current conveyor. *Proceedings of the IEEE*, 1978, vol. 66, no. 11, p. 1580 - 1581.
- [6] ARSLAN, E., CAM, U., CICEKOGLU, O. Novel lossless grounded inductance simulators employing only a single first generation current conveyor. *Frequenz*, 2004, vol. 57, no. 9 - 10, p. 204 - 206.
- [7] ARSLAN, E., METIN, B., HERENC SAR, N., KOTON, J., MORGUL, A., CICEKOGLU, O. High performance wideband CMOS CCI and its application in inductance simulator design. *Advances in Electrical and Computer Engineering*, 2012, vol. 12, no. 3, p. 21 - 26.
- [8] YUCE, E. Inductor implementation using a canonical number of active and passive elements. *International Journal of Electronics*, 2007, vol. 94, no. 4, p. 317 - 326.
- [9] YUCE, E., MINAEI, S., CICEKOGLU, O. A novel grounded inductor realization using a minimum number of active and passive components. *ETRI Journal*, 2005, vol. 27, no. 4, p. 427 - 432.
- [10] YUCE, E., MINAEI, S., CICEKOGLU, O. Limitations of the simulated inductors based on a single current conveyor. *IEEE Trans. on Circuits and Systems—I*, 2006, vol. 53, no. 12, p. 2860 - 2867.
- [11] KACAR, F. New lossless inductance simulators realization using a minimum active and passive components. *Microelectronics Journal*, 2010, vol. 41, no. 2 - 3, p. 109 - 113.
- [12] KACAR, F., YESIL, A. Novel grounded parallel inductance simulators realization using a minimum number of active and passive components. *Microelectronics Journal*, 2010, vol. 41, no. 10, p. 632 - 638.
- [13] METIN, B. Supplementary inductance simulator topologies employing single DXCCII. *Radioengineering*, 2011, vol. 20, no. 3, p. 614 - 618.
- [14] MYDERRIZI, I., MINAEI, S., YUCE, E. DXCCII-based grounded inductance simulators and applications. *Microelectronics Journal*, 2011, vol. 42, no. 9, p. 1074 - 1081.
- [15] PANDEY, R., PANDEY, N., PAUL, S. K., SINGH, A., SRIRAM, B., TRIVEDI, K. New topologies of lossless grounded inductor using OTRA. *Journal of Electrical and Computer Engineering*, 2011, vol. 2011, p. 1 - 6, article ID 175130.
- [16] GUPTA, A., SENANI, R., BHASKAR, D. R., SINGH, A. K. OTRA-based grounded-FDNR and grounded-inductance simulators and their applications. *Circuits, Systems, and Signal Processing*, 2012, vol. 31, p. 489 - 499.
- [17] PANDEY, R., PANDEY, N., PAUL, S. K., SINGH, A., SRIRAM, B., TRIVEDI, K. Novel grounded inductance simulator using single OTRA. *International Journal of Circuit Theory and Applications*, 2013, DOI: 10.1002/cta.1905.
- [18] KUMAR, P., SENANI, R. New grounded simulated inductance circuit using a single PFTFN. *Analog Integrated Circuits and Signal Processing*, 2010, vol. 62, no. 1, p. 105 - 112.
- [19] ELWAN, H. O., SOLIMAN, A. M. A CMOS differential current conveyor and applications for analog VLSI. *Analog Integrated Circuits and Signal Processing*, 1996, vol. 11, p. 35 - 45.

- [20] SEDRA, A. S., SMITH, K. C. A second-generation current conveyor and its applications. *IEEE Transactions on Circuit Theory*, 1970, vol. 17, p. 132 - 134.
- [21] ACAR, C., OZOGUZ, S. A new versatile building block: current-differencing buffered amplifier suitable for analog signal processing filter. *Microelectronic Journal*, 1999, vol. 30, p. 157 - 160.
- [22] HAMED, H. F., EL-GAAFARY, A., EL-HAKEEM, M. S. A. A new differential current conveyor and its application as a four quadrant multiplier. In *Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*. Malta, 2001, vol. 2, p. 569 - 572.
- [23] CIFTCIOGLU, S., KUNTMAN, H., ZEKI, A. New CMOS realization of high performance differential current conveyor (DCCII) and its application as a four quadrant multiplier. In *Proceedings of the 12th Signal Processing and Communications Applications Conference (SIU)*. Kusadasi (Turkey), 2004, p. 367 - 370.
- [24] CIFTCIOGLU, S., KUNTMAN, H., ZEKI, A. Realization of high performance differential current conveyor (DCCII) and application examples. In *Proceedings of the International Conference Applied Electronics 2004*. Pilsen (Czech Republic), 2004, p. 27 - 30.
- [25] CIFTCIOGLU, S., KUNTMAN, H. New current-mode filter topologies employing DCCIIs. In *Proceedings of the 14th Signal Processing and Communications Applications Conference (SIU)*. Belek (Turkey), 2006, p. 1 - 4.
- [26] CIFTCIOGLU, S., KUNTMAN, H., ZEKI, A. New high performance CMOS differential current conveyor realization. In *Proceedings of the 4th International Conference on Electrical and Electronics Engineering (ELECO)*. Bursa (Turkey), 2005, p. 68 - 71.
- [27] FERRI, G., STORNELLI, V., GIULI, L. A low voltage low power DCCII and MRC-based 2nd-order multiple-output filter. In *Proceedings of the 2nd Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)*. Otranto (Italy), 2006, p. 17 - 20.
- [28] CHAVOSHISANI, R., HASHEMPOUR, O. Differential current conveyor based current comparator. *International Journal of Electronics and Communications (AEU)*, 2011, vol. 65, no. 11, p. 949 - 953.
- [29] METIN, B., HERENC SAR, N., VRBA, K. A CMOS DCCII with a grounded capacitor based cascaded all-pass filter application. *Radioengineering*, 2012, vol. 21, no. 2, p. 718 - 724.
- [30] METIN, B. Canonical inductor simulators with grounded capacitors using DCCII. *International Journal of Electronics*, 2012, vol. 99, no. 7, p. 1027 - 1035.
- [31] WANG, Z. 2-MOSFET transistors with extremely low distortion for output reaching supply voltage. *Electronics Letters*, 1990, vol. 26, no. 13, p. 951 - 952.
- [32] HERENC SAR, N., KOTON, J., JERABEK, J., VRBA, K., CI-CEKOGU, O. Voltage-mode all-pass filters using universal voltage conveyor and MOSFET-based electronic resistors. *Radioengineering*, 2011, vol. 20, no. 1, p. 10 - 18.
- [33] BAKER, R. J., LI, H. W., BOYCE, D. E. *CMOS Circuit Design, Layout, and Simulation*. New York (USA): IEEE Press, 1998, chapter 7.
- [34] TSMC 0.25 μm SCN025 CMOS technology SPICE BSIM3v3.1 parameters. [Online] Available at: ftp://ftp.isi.edu/pub/mosis/vendors/tsmc-025/t58c_mm_non_epi-params.txt
- [35] RAUT, R., SWAMY, M. N. S. *Modern Analog Filter Analysis and Design: A Practical Approach*. Weinheim (Germany): Wiley-VCH, 2010, chapter 5.10.
- [36] FERRI, G., GGUERRINI, N. C., DIQUAL, M. CCII-based floating inductance simulator with compensated series resistance. *Electronics Letters*, 2003, vol. 39, p. 1560 - 1562.
- [37] YUCE, E., MINAEI, S. On the realization of simulated inductors with reduced parasitic impedance effects. *Circuits Systems and Signal Processing*, 2009, vol. 28, p. 451 - 465.
- [38] MINAEI, S., YUCE, E. A simple CMOS-based inductor simulator and frequency performance improvement techniques. *International Journal of Electronics and Communications (AEU)*, 2012, vol. 66, p. 884 - 891.
- [39] AD844/AD: 60 MHz, 2000 V/ μs Monolithic Op-Amp, datasheet. 2009. [Online] Available at: http://www.analog.com/static/imported-files/data_sheets/AD844.pdf.

About Authors ...

Bilgin METIN received the B.Sc. degree in Electronics and Communication Engineering from Istanbul Technical University, Istanbul, Turkey in 1996 and the M.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from Bogazici University, Istanbul, Turkey in 2001 and 2007 respectively. He is currently an Assistant Professor in the Management Information Systems Department of Bogazici University. His research interests include continuous time filters, analog signal processing applications, current-mode circuits, information systems. He was given the best student paper award of ELECO'2002 conference in Turkey. He has over 60 publications in scientific journals or conference proceedings.

Norbert HERENC SAR was born in Slovak Republic in 1982. He received the M.Sc. and Ph.D. degrees in Electronics & Communication and Teleinformatics from Brno University of Technology, Czech Republic, in 2006 and 2010, respectively. Currently, he is an Assistant Professor at the Department of Telecommunications and employee at the Centre of Sensor, Information and Communication Systems (SIX) of Faculty of Electrical Engineering and Communication, Brno University of Technology, Brno, Czech Republic. During September 2009-February 2010 and February 2013-May 2013 he was an Erasmus Exchange Student and Visiting Researcher, respectively, with the Department of Electrical and Electronic Engineering, Bogazici University, Istanbul, Turkey. His research interests include analog filters, current-, voltage- and mixed-mode circuits, electronic circuit & system design, new active elements and their circuit applications, and oscillators. He is an author or co-author of 37 research articles published in SCI-E peer-reviewed international journals, 23 articles published in other journals, and 68 papers published in proceedings of international conferences. Dr. Herencsar is Senior Member of the IACSIT and Member of the IEEE, IAENG, and ACEEE.

Jaroslav KOTON received the M.Sc. and Ph.D. degrees in electrical engineering from the Brno University of Technology (BUT), Brno, Czech Republic, in 2006 and 2009, respectively. Currently, he works as Associate Professor at the Dept. of Telecommunications of BUT. He is also active as a senior researcher and vice-head of Converged Systems Program of the SIX Research Centre, where his research and development activities are focused on linear- and non-linear

circuit designing methods with current or voltage conveyors, and current active elements. He is an author or co-author of about 131 research articles published in international journals or conference proceedings. Assoc. Prof. Koton is a Member of IEEE and IACSIT.

Jiun-Wei HORNG was born in Tainan, Taiwan, Republic of China, in 1971. He received the B.S. degree in Electronic Engineering from Chung Yuan Christian University, Chung-Li, Taiwan, in 1993, and the Ph.D. degree from National Taiwan University, Taipei, Taiwan, in 1997. From 1997 to 1999, he served as a Second-Lieutenant in China

Army Force. From 1999 to 2000, he joined CHROMA ATE INC. where he worked in the area of video pattern generator technologies. Since 2000, he was with the Department of Electronic Engineering, Chung Yuan Christian University, Chung-Li, Taiwan. He is now a Professor. Dr. Horng joins the Editorial Board of "Active and Passive Electronic Components" from 2010. He joins the Editorial Board of "Journal of Engineering" from 2012. He joins the Editorial Board of "Radioengineering" from 2011 to 2012. His teaching and research interests are in the areas of Circuits and Systems, Analog Electronics, Active Filter Design and Current-Mode Signal Processing.