A Versatile Active Block: DXCCCII and Tunable Applications

Sezai Alper TEKİN, Hamdi ERCAN, Mustafa ALÇI

1 Dept. of Industrial Design Engineering, Erciyes University, 38039, Kayseri, Turkey
2 Dept. of Avionics, Erciyes University, 38039, Kayseri, Turkey
3 Dept. of Electrical and Electronics Engineering, Erciyes University, 38039, Kayseri, Turkey

Abstract. The study describes dual-X controlled current conveyor (DXCCCII) as a versatile active block and its application to inductance simulators for testing. Moreover, the high pass filter application using with DXCCCII based inductance simulator and oscillator with flexible tunable oscillation frequency have been presented and simulated to confirm the theoretical validity. The proposed circuit which has a simple circuit design requires the low-voltage and the DXCCCII can also be tuned in the wide range by the biasing current. The proposed DXCCCII provides a good linearity, high output impedance at Z terminals, and a reasonable current and voltage transfer gain accuracy. The proposed DXCCCII and its applications have been simulated using the CMOS 0.18 µm technology.

Keywords
Dual-X current conveyor, low voltage, tunable circuit, controlled oscillator.

1. Introduction

The second-generation current conveyor (CCII) which is the different versions of the current conveyors has achieved to be a functionally usable and accomplished building block for the realization of the analog circuits. Owing to having a variable gain-bandwidth product, high slew rate, wide dynamic range, higher bandwidth and good linearity, these structures have recently become attractive [1].

The current controlled conveyor (CCCII) which is an electronically tunable type of the CCII has been used in many electronic circuit applications as a part of oscillators, inductance simulators, active resistors, filters and multipliers [2-4]. Parasitic resistance seen at the port X of the CCII is fundamentally seen as a drawback in the analog circuit design. Parasitic resistance can be easily tuned by the biasing current. This resistance providing to obtain numerous tunable functions is used to advantage in current controlled conveyors. Furthermore, it provides to reduce the use of passive components in the design.

An active building block combining the main advantages of CCII and inverting second-generation current conveyor (ICCI) is dual-X second generation current conveyor (DXCCII). The dual-X structure of the DXCCII lately popularized by circuit designers helps reducing the number of components used in the same applications. Although the tunability of the DXCCII can be feasible with MOSFET operating triode region, an extra MOS manufacturing process is required for tuning [5]. On the other hand, there are a lot of applications realized using DXCCII such as inductance simulators, oscillators and filters, etc. Some of these circuits suffer from using passive resistors [6-10].

In this work, dual-X controlled current conveyor (DXCCCII) is presented as an active block for tunable applications. The proposed circuit is a new controllable version of the conventional DXCCII. Parasitic resistances of the conveyors, seen at ports X, are controlled by biasing current. However, the proposed circuit does not require external passive or active elements except for DXCCCII to be controlled. The adjustable range of the DXCCII is restricted for generally utilized the gate voltage of the MOS transistor as a control argument. The control voltage is limited by supply voltage. The current as a control argument provides facility to tune wider range [2], [11]. Therefore, the current control is more useful than the voltage control for low voltage and low power circuits. Also, DXCCII operates at low voltage as ±0.75 V. Considering these advantages, the inductance simulators, adjustable oscillator and tunable high pass filter circuits are presented as applications in this work employing the only active elements and the grounded capacitors. The obvious advantage of the proposed oscillator is using less active and passive elements. Also, the grounded and floating active resistors are presented as other applications. Finally, PSpice simulation results are given to validate the theory.

2. Proposed Dual-X Controlled Current Conveyor

The DXCCCII is implemented by using floating gate MOS transistors (FGMOS). The symbol and the equivalent
circuit of an n-type FGMOS transistor with two inputs are shown in Fig. 1. There are several simulation models for the FGMOS transistors in [12-14]. In this proposed circuit, the model is based on connecting capacitors in parallel with the resistors as given in [12].

![Diagram of n-type FGMOS transistor with three inputs: a) symbol, b) equivalent circuit.](image)

As shown in Fig. 1, FG1 and FG2 are the input gate terminals of the FGMOS transistor. The input capacitances are $C_{FG1}$ and $C_{FG2}$ and the input gates are coupled to the floating gate of the FGMOS transistor. $C_{FGD}$, $C_{FGS}$ and $C_{FGB}$ are the parasitic capacitances between the drain, source, bulk and gate, respectively. Input gate voltages and drain, source and bulk voltages affect an effective floating gate voltage in proportion to the value of the capacitances.

When the relation among the capacitances are assumed that $C_{FGD} + C_{FGS} + C_{FGB} << C_{FG1} + C_{FG2}$, the total capacitance $C_T$ is approximately equal to $C_{FG1} + C_{FG2}$. $V_{FG}$ is the effective floating gate voltage and it can be defined as

$$V_{FG} = \frac{C_{FG1}V_{FG1} + C_{FG2}V_{FG2}}{C_T}.$$  \hspace{1cm} (1)

The drain current of the FGMOS in saturation region can be calculated as

$$I_D = \frac{k_n}{2} [V_{FG} - V_s - V_{TH}]^2$$  \hspace{1cm} (2)

where $V_s$ is the source voltage, $V_{FG}$ is the effective floating gate voltage, $V_{TH}$ is the threshold voltage and $I_D$ is the drain current of the FGMOS transistor. In addition, $k_n$ is known as the transconductance parameter is $\mu_n C_{ox} (W/L)$ where $W/L$ is the aspect ratio of the FGMOS transistor.

The relationship between the drain voltages is given below.

$$V_{XY} = 2 I_{XY} \sqrt{k_n(W/L)} \left[ \frac{I_0 + I_{XY}}{k_n(W/L)} \right]^2 - \frac{I_0 - I_{XY}}{k_n(W/L)}.$$

From (8), it is assumed that $2I_0 >> k_n(W/L)I_{XY}$ for small input voltages. Using this approximation, the output current of the differential pair $I_{xy}$ is obtained as

$$I_{xy} \approx \frac{1}{2} V_{XY} \sqrt{k_n(W/L)} \sqrt{2I_0}.$$

The impedances of the X terminals exhibit a resistance behavior known as a parasitic resistance and its value can be tuned by bias current $I_0$ of the DXCCII. The matrix equations of the DXCCII can be characterized in the following form:

$$
\begin{bmatrix}
I_{X} \\
V_{Xp} \\
V_{Xn} \\
I_{Zp} \\
I_{Zn}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 & 0 \\
1 & R_{Xp} & 0 & 0 & 0 \\
1 & 0 & R_{Xn} & 0 & 0 \\
0 & 1 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 & 0
\end{bmatrix}
\begin{bmatrix}
V_{Y} \\
I_{Xp} \\
I_{Xn} \\
I_{Zp} \\
I_{Zn}
\end{bmatrix}.
$$  \hspace{1cm} (3)

The effective floating gate voltages of $M_1$ and $M_2$ transistors are $V_{FG1}$ and $V_{FG2}$. A loop equation written from floating gate of $M_1$ to floating gate of $M_1$ transistor can be expressed as

$$V_{FG2} - V_{FG1} + V_{FG} - V_{FG1} = 0.$$  \hspace{1cm} (4)

If it is supposed that $C_{FG1} = C_{FG2} = C_{FG}$, the total capacitance $C_T$ is equal to $2C_{FG}$. The gate-source voltages in (5) can be given as $V_{FG1} = (1/2)V_Y$ and $V_{FG2} = (1/2)V_{XY}$. If the related equation is arranged, it can be written as below.

$$V_{FG2} - V_{FG1} = \frac{1}{2} (V_{Xp} - V_Y).$$  \hspace{1cm} (5)

The drain currents of the transistors $M_1$ and $M_2$ can be defined as

$$I_{D1} = \frac{1}{2} k_n \left( \frac{W}{L} \right) \left( \frac{1}{2} V_Y - V_{TH} \right)^2. \hspace{1cm} (6.a)$$

$$I_{D2} = \frac{1}{2} k_n \left( \frac{W}{L} \right) \left( \frac{1}{2} V_{Xp} - V_{TH} \right)^2. \hspace{1cm} (6.b)$$

$I_{D1}$ and $I_{D2}$ are the drain currents of the transistors $M_1$ and $M_2$, respectively. The expression belonging to the difference voltage of the terminals X and Y can be defined as $V_{XY} = V_{Xp} - V_Y$.

![Diagram of symbolic representation of the DXCCII.](image)
Fig. 3. The circuit structure of the DXCCCII.

From (9), parasitic resistance at terminal $X_p$ of the circuit will be expressed as

$$R_{X_p} \equiv \frac{V_{X_p}}{I_{X_p}} = \frac{2}{\sqrt{I_0 k_n (W/L)}}. \quad (10)$$

As shown in (10), the parasitic resistance of the proposed circuit is easily controlled by biasing current. It is obvious that the electronic adjustability of this resistance is provided by the useful structure. Similarly, the other parasitic resistance at terminal $X_n$ can be described as

$$R_{X_n} \equiv \frac{V_{X_n}}{I_{X_n}} = \frac{2}{\sqrt{I_0 k_n (W/L)}}. \quad (11)$$

In addition, it can be seen that the values of $R_{X_p}$ and $R_{X_n}$ depend on the aspect ratios of $M_A$ and $M_B$ transistors, respectively. If it is desired, each intrinsic resistance value can be changed by the aspect ratio of these transistors or the FGMOS transistors.

The non-ideal model of the DXCCCII is shown in Fig. 4. The real DXCCCII has parasitic resistors and capacitors at the terminal $y$ and $z$ to the ground, and a serial resistor at the terminal $x$.

![Fig. 4. The non-ideal model of the DXCCCII.](image)

3. Simulation Results

The proposed DXCCCII is simulated using the schematic implementation shown in Fig. 3 with low supply voltages ±0.75 V. The simulations are based on 0.18 µm level 7 TSMC CMOS process parameters. The dimensions of the transistors used in the DXCCCII implementation are demonstrated in Tab. 1. $C_{FG1}$ and $C_{FG2}$ is selected as 0.02 pF. These capacitances have been known as parasitic capacitances selected for each simulation model of the FGMOS transistor.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>W/L</th>
</tr>
</thead>
<tbody>
<tr>
<td>$M_1 - M_4$</td>
<td>1.1/0.36</td>
</tr>
<tr>
<td>$M_{12}, M_{13}, M_{15}, M_{16}, M_{18}, M_{19}$</td>
<td>3.6/0.36</td>
</tr>
<tr>
<td>$M_5 - M_{14}$</td>
<td>3.6/0.36</td>
</tr>
<tr>
<td>$M_{17}, M_{18}, M_{19}, M_{20}$</td>
<td>7.2/0.36</td>
</tr>
</tbody>
</table>

Tab. 1. The aspect ratio of the MOS transistors.

Figure 5 shows the changing of the input voltage $V_Y$ versus voltages $V_{X_n}$ and $V_{X_p}$ for the proposed DXCCCII. The curve exhibits a linear characterization approximately between -400 mV and +380 mV. Also, the voltage transfer gain of the DXCCCII is equal to 0.985.

The changing of the input currents $I_{X_n}$ and $I_{X_p}$ versus output current $I_Z$ for the DXCCCII is depicted in Fig. 6. The curve exhibits a highly linear characterization between -60 µA and +60 µA. The current transfer gain of the DXCCCII is equal to 0.99. Considering these findings, this value is highly acceptable and good enough.

Also, the proposed circuit is observed that how the voltage and current ranges depend on the bias current $I_0$. Voltage and current ranges have been almost decreased as
±200 mV and ±2 µA, respectively. In addition, the voltage and current errors are investigated for the changing biasing current. The findings have proved that voltage and current errors are equal to 0.97 and 0.98, respectively. The changing of $I_0$ versus $R_X$ has been illustrated in Fig. 7.

Parasitic resistances of the DXCCCII can be approximately tuned between 6.5 kΩ and 400 kΩ by biasing current.

The current gains between terminals X and terminals Z are almost 1. The transfer of current is linear from X to Z node. Figure 8 displays the frequency response for the voltage transfer gains and current transfer gains of the DXCCCII. At the same time, Fig. 8 shows the frequency responses of current transfer gains $I_{Zp}/I_{Xp}$, $I_{Zn}/I_{Xn}$ and voltage gain $V_{Xp}/V_Y$, the 3 dB cut-off frequencies are 290 MHz, 908 MHz and 265 MHz, respectively. It is investigated that the bandwidth of the voltage and current gains are depended on the bias current. When the biasing current is increased, the bandwidth also increases. The frequency responses for voltage transfer and current transfer gains are shown in Fig. 8.

### Table 2. The parametric characteristics of the DXCCCII.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>±2.5 V</td>
<td>±1.5 V</td>
<td>±0.75 V</td>
</tr>
<tr>
<td>Input voltage range</td>
<td>−360 mV, +400 mV</td>
<td>−500 mV, +600 mV</td>
<td>−400 mV, +380 mV</td>
</tr>
<tr>
<td>Input voltage / Supply voltage (%)</td>
<td>15,2</td>
<td>36</td>
<td>52</td>
</tr>
<tr>
<td>Input current range ($I_X$)</td>
<td>−60 µA, +60 µA</td>
<td>−70 µA, +90 µA</td>
<td>±60 µA</td>
</tr>
<tr>
<td>Output current range ($I_Z$)</td>
<td>−90 µA, +110 µA</td>
<td>−100 µA, +125 µA</td>
<td>±60 µA</td>
</tr>
<tr>
<td>Voltage transfer gain</td>
<td>0.95</td>
<td>0.95</td>
<td>0.985</td>
</tr>
<tr>
<td>Current transfer gain</td>
<td>0.97</td>
<td>0.98</td>
<td>0.99</td>
</tr>
<tr>
<td>-3 dB bandwidth ($I_{Zp}/I_{Xp}$)</td>
<td>-</td>
<td>10.35 GHz</td>
<td>290 MHz, 908 MHz</td>
</tr>
<tr>
<td>-3 dB bandwidth ($V_{Xp}/V_Y$)</td>
<td>580 MHz</td>
<td>1.05 GHz</td>
<td>265 MHz, 350 MHz</td>
</tr>
<tr>
<td>$R_X$ (adjustable range) ($I_0=0.1 \mu A-70 \mu A$)</td>
<td>-</td>
<td>-</td>
<td>400 Ω - 6.5 kΩ</td>
</tr>
<tr>
<td>Y input resistance</td>
<td>-</td>
<td>0.18 GΩ</td>
<td>10 GΩ</td>
</tr>
<tr>
<td>Z output resistance</td>
<td>5.83 GΩ</td>
<td>9.2 GΩ</td>
<td></td>
</tr>
<tr>
<td>Parasitic capacitance ($C_y$)</td>
<td>-</td>
<td>-</td>
<td>0.02 pF</td>
</tr>
<tr>
<td>Parasitic capacitance ($C_z$)</td>
<td>-</td>
<td>-</td>
<td>0.017 pF</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>-</td>
<td>-</td>
<td>200 µW</td>
</tr>
<tr>
<td>Tunability</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Technology / Number of transistors</td>
<td>0.35 µm CMOS / 20</td>
<td>0.35 µm CMOS / 48</td>
<td>0.18 µm CMOS / 20</td>
</tr>
</tbody>
</table>
current is increased from 0.1 µA to 70 µA, the bandwidth of the voltage and current gains has approximately varied from 8.5 MHz to 800 MHz and 13 MHz to 3 GHz, respectively. As shown in Fig. 3, while terminal \( X_n \) is composed of gate and drain of the transistor \( M_n \), terminal \( Y \) is connected to the other gate of the transistor \( M_e \). Therefore, taking into consideration Fig. 1, it can be easily seen that frequency performance only depends on the input capacitances \( C_{FG1} \) and \( C_{FG2} \), in addition, the frequency behavior of the voltage gain \( V_{Xn}/V_Y \) is rather reasonable. Phase difference for gain values below 350 MHz can be accepted zero. Also, the proposed circuit consumes 200 µW for \( I_0 = 35 \) µA.

The performance parameters of the proposed circuit are depicted in Tab. 2. The proposed circuit offers some advantages. For instance, low-voltage power supply has been required about ±750 mV. Likewise, the circuit which has a simple circuit design consumes power about 200 µW. The main feature of the DXCCCII is that the intrinsic resistance can be usefully tuned in the wide range by biasing current. Also, the output (port \( Z \)) and input (port \( Y \)) of the DXCCCII has high resistance and the proposed circuit has reasonable number of transistors. Voltage and current transfer gain of the proposed circuit is more adorable than the other references in Tab. 2.

4. Tunable Applications of the DXCCCII

In order to reveal the performance and the usability of the DXCCCII, application examples such as active inducers and tunable oscillator have been introduced using PSpice simulations.

4.1 The Grounded Active Inductor

The proposed circuits for accomplishing grounded inducers are shown in Fig. 9. All of the circuits are constructed with two DXCCCII and one grounded capacitor. It is obviously known that a circuit with grounded capacitors has appreciable advantages in analog integrated circuit implementations.

The circuits can simulate diverse combinations of the inductances as shown in Fig. 9. These circuits can operate as positive and negative inductances. The previously presented grounded inductance simulators suffer from some disadvantages such as passive component mismatch, use of capacitor that connected in series to the port \( X \) of the current conveyor, and eventually operating in lower frequency, use of two or more passive elements [10], [17-20]. Whereas, these drawbacks have partly been overcome by the proposed circuit which has only two grounded capacitors and two DXCCCII. The equivalent inductance value of the both positive and negative simulators is given by the following equation

\[
L_{eq} = \frac{V_{in}}{I_{in}} = \left| R_x \frac{R_x}{R} C_1 \right| \quad (12)
\]

where \( R_1 \) and \( R_2 \) are the parasitic resistances of the first and second DXCCCII, respectively. Considering both the voltage and the current tracking errors of the DXCCCII, \( \beta_r = 1 - \epsilon_v \) and \( \beta_i = 1 - \epsilon_i \) define the voltage tracking errors from \( Y \) terminal to \( X_p \) and \( X_n \) terminals; \( \alpha_r = 1 - \epsilon_v \) and \( \alpha_i = 1 - \epsilon_i \) define the current tracking errors from \( X_p \) and \( X_n \) terminals to \( Z_p \) and \( Z_n \) terminals, respectively. \( \beta_{r1}, \beta_{i1}, \alpha_{r1}, \alpha_{i1} \) are the voltage and current transfer gains; \( \epsilon_{v1}, \epsilon_{i1} \) are the voltage and current transfer errors of the first current conveyor, respectively. Taking into consideration both the voltage and current tracking errors of the DXCCCII, the input current of the inductance simulator as shown in Fig. 9 can be calculated as,

\[
I_{in} = \frac{V_{in}\beta_{r1}\alpha_{r1}\alpha_{i1}(\beta_{i2} + \beta_{i2})}{sC_1(2R_1R_2)} \quad (13)
\]

where \( \beta_{r1}, \beta_{i1}, \alpha_{r1}, \alpha_{i1} \) are the voltage and current transfer gains of the first current conveyor (DXCCCII 1), respectively, and, \( \beta_{r2}, \beta_{i2}, \alpha_{r2}, \alpha_{i2} \) are the voltage and current transfer gains of the second current conveyor (DXCCCII 2).

Considering tracking errors of the DXCCCII, positive and negative inductance of the simulator can be described respectively as

\[
L_{eq}^+ = \frac{2R_1R_2C_1}{\beta_{r1}\alpha_{r1}\alpha_{i1}(\beta_{i2} + \beta_{i2})}, \quad (14.a)
\]

\[
L_{eq}^- = -\frac{2R_1R_2C_1}{\beta_{i1}\alpha_{i1}\alpha_{r1}(\beta_{i2} + \beta_{i2})}. \quad (14.b)
\]

The frequency response of the impedance value for the inductance simulator is displayed in Fig. 10. The graph is drawn by using different biasing currents. The capacitance value of the \( C_1 \) shown in Fig. 9 is equal to 15 pF. When the graph is investigated, it can be seen that the curve exhibits approximately a linear behavior between 100 kHz–7 MHz, 100 kHz–8.5 MHz and 100 kHz–10 MHz for \( I_0 = 20, 30, 40 \) µA, respectively.

To prove the theoretical validity of the inductance simulator given in Fig. 9, the classical high pass filter shown in Fig. 11 was employed as an application.
Fig. 10. The impedance values of the simulators for different biasing currents.

Fig. 11. The classical high pass filter.

Frequency response of the filter is illustrated in Fig. 12. The passive elements are selected as $R = 4 \, \text{k}\Omega$, $C = 35 \, \text{pF}$, and $C_1 = 15 \, \text{pF}$, which results in a 3dB frequencies of 267 kHz, 390 kHz, 530 kHz for $I_0 = 20$, 30, 40 µA, respectively. In addition, the 3dB frequencies of the high pass filter is theoretically calculated as 277 kHz, 405 kHz and 569 kHz. The reason of the difference between the calculated and simulated values is the voltage and current tracking errors of the DXCCCII.

Fig. 12. Frequency responses of the filter.

4.2 Tunable Oscillator

As another application, the tunable oscillator circuit using only two DXCCCII shown in Fig. 13 has been presented. Also, it consists of two grounded capacitors.

Characteristic equation and oscillation frequency of the tunable oscillator shown in Fig. 13 can be obtained doing routine circuit analysis following characteristic equations.

$$
\begin{align}
\alpha_1 \beta_1 s + \frac{1}{R_{x1}C_3} s + \frac{1}{R_{x1}R_{x2}C_2C_3} &= 0, \quad (15.a) \\
\alpha_2 \beta_2 s + \frac{1}{R_{x1}R_{x2}C_2C_3} &= 0, \quad (15.b)
\end{align}
$$

where $R_{x1}$ and $R_{x2}$ are the parasitic resistances of the first and second DXCCCII, respectively. As shown in (15.a), oscillation condition of the oscillator is always provided when the non-ideal effects are ignored. Considering tracking errors of the DXCCCII, characteristic equation and oscillation frequency of the tunable oscillator can be described respectively as

$$
\begin{align}
\alpha_1 \beta_1 s + \frac{1}{R_{x1}C_3} s + \frac{1}{R_{x1}R_{x2}C_2C_3} &= 0, \quad (16.a) \\
\alpha_2 \beta_2 s + \frac{1}{R_{x1}R_{x2}C_2C_3} &= 0, \quad (16.b)
\end{align}
$$

Oscillation waveform of the oscillator is displayed in Fig. 14. In order to obtain the frequency responses of the oscillator, $C_2$ and $C_3$ are set to 1 pF and 3 pF, respectively. The biasing currents for the DXCCCII $I_{01}$ and $I_{02}$ are equal to 1 µA and 40 µA, respectively.

Fig. 14. Voltage waveforms of the oscillator in time domain.
Fig. 15 shows that the calculated results have a good agreement with the simulated results. This figure depicts that the oscillation frequency of the oscillator can be tuned by $I_0$. The oscillation frequency of the oscillator can be varied from 1.83 MHz to 4.79 MHz if the biasing current is tuned from 10 $\mu$A to 70 $\mu$A.

The non-ideal model of the oscillator is shown in Fig. 16. The real DXCCCII has parasitic resistors and capacitors at the terminal y and z to the ground, and a serial resistor at the terminal x. $R_{p1}$, $R_{z2}$, $C_{p1}$, $C_{z2}$, $C_{z1}$ can be defined as the parasitic resistors and capacitors of the z terminals of DXCCII 1 and DXCCII 2 in Fig. 16. $R_y$, $R_z$, $C_y$, $C_z$ are the parasitic resistors and capacitors at the y terminals of DXCCII 1 and DXCCII 2. Because of $C_y >> C_{z1} + C_{p1} + C_{z2}$ and $C_z >> C_{y2} + C_{z1}$, the effect of the parasitic capacitances to the total capacitances can be neglected. Considering non-ideal effects of the DXCCII, oscillation frequency and condition of the tunable oscillator can be expressed respectively as

$$\omega_0 = \frac{1}{R_{x1}R_{x2}C_2C_3 + R_yR_zC_zC_y - 1}.$$

where $R_y = R_{p1} // R_{p2} // R_{y1}$ and $R_z = R_{p1} // R_{p2} // R_{z1}$. It can be seen that values of the $R_y$ and $R_z$ are approximately GΩs. Thus, the effects of the parasitic resistance to the frequency are highly poor. In (17.b), the condition of oscillation is given as the formulation including non-ideal effects.

Comparison between various oscillators using active element is shown in Tab. 3. Some circuits have no electronic tunability as shown in Tab. 3. Also, the proposed circuit has low power consumption compared to these circuits due to the fact that DXCCII used in the proposed oscillator has simple structure and low supply voltage. The obvious advantage of the proposed oscillator is using less active and passive elements.

<table>
<thead>
<tr>
<th>Ref</th>
<th>Supply voltage</th>
<th>Active element</th>
<th>Number of active/passive elements</th>
<th>FO range (MHz)</th>
<th>THD (%)</th>
<th>Technology</th>
<th>Electronical tunability</th>
<th>Power consumption (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>21</td>
<td>± 2.5 V</td>
<td>CCCDTA</td>
<td>2 / 2</td>
<td>0.1 – 5</td>
<td>1.14</td>
<td>BJT</td>
<td>Yes</td>
<td>12.1</td>
</tr>
<tr>
<td>22</td>
<td>± 5 V</td>
<td>ECCII, CCII</td>
<td>3 / 5</td>
<td>0.26 – 1.25</td>
<td>0.2 – 1.5</td>
<td>BJT</td>
<td>Yes</td>
<td>N/A</td>
</tr>
<tr>
<td>23</td>
<td>± 1.25 V</td>
<td>CDTA</td>
<td>3 / 3</td>
<td>0.4 – 0.8</td>
<td>10</td>
<td>CMOS</td>
<td>Yes</td>
<td>2.87</td>
</tr>
<tr>
<td>24</td>
<td>± 1.25 V</td>
<td>DDCC, OTA</td>
<td>2 / 3</td>
<td>1.69</td>
<td>1.75</td>
<td>CMOS</td>
<td>No</td>
<td>1.86</td>
</tr>
<tr>
<td>25</td>
<td>± 2 V</td>
<td>OTA</td>
<td>4 / 4</td>
<td>0.2 – 21.5</td>
<td>1</td>
<td>CMOS</td>
<td>Yes</td>
<td>1.52</td>
</tr>
<tr>
<td>26</td>
<td>± 1.25 V</td>
<td>DX-MOCCII, MOS</td>
<td>2 / 5</td>
<td>1.59</td>
<td>3.5</td>
<td>CMOS</td>
<td>No</td>
<td>N/A</td>
</tr>
<tr>
<td>27</td>
<td>± 2.5 V</td>
<td>DVCC</td>
<td>1 / 5</td>
<td>0.096</td>
<td>3.76</td>
<td>CMOS</td>
<td>No</td>
<td>N/A</td>
</tr>
<tr>
<td>28</td>
<td>± 2.5 V</td>
<td>OTA, CDTA</td>
<td>2 / 4</td>
<td>0.053</td>
<td>1.17</td>
<td>CMOS</td>
<td>No</td>
<td>N/A</td>
</tr>
<tr>
<td>29</td>
<td>± 1.5 V</td>
<td>MCCCCDTA</td>
<td>1 / 6</td>
<td>0.076</td>
<td>0.13</td>
<td>BJT</td>
<td>No</td>
<td>N/A</td>
</tr>
<tr>
<td>30</td>
<td>± 5 V</td>
<td>CCII</td>
<td>2 / 2</td>
<td>0.035</td>
<td>3</td>
<td>BJT</td>
<td>No</td>
<td>N/A</td>
</tr>
<tr>
<td>Prop.</td>
<td>± 0.75 V</td>
<td>DXCCCII</td>
<td>2 / 2</td>
<td>1.83 – 4.79</td>
<td>2.4 – 4.4</td>
<td>CMOS</td>
<td>Yes</td>
<td>0.28</td>
</tr>
</tbody>
</table>

Tab. 3. Comparison between various oscillators.
4.3 The Grounded and Floating Active Resistors

DXCCCII based grounded positive and negative active resistor structures have been displayed in Fig. 17.

![Diagram](image1)

(a)                                                         (b)

Fig. 17. DXCCCII based grounded resistors a) positive resistor, b) negative resistor.

From (10) and (11), it can be seen that \( R_{Xn} \) is equal to \( R_{Xp} \). So, all parasitic resistances can be represented as \( R_X \).

The resistance value of the DXCCCII based grounded resistors will be expressed as,

\[
R_i \equiv \frac{v_1}{i_1} = |R_X|.
\] (18)

Floating positive and negative active resistor structure based on DXCCCII have been depicted in Fig. 18. This figure demonstrates two types of an active resistor designed by using only two DXCCCIIs. The proposed active resistors might be tuned by the biasing currents. So, the resistance value of the resistors is calculated as,

\[
R_{12} = \frac{v_1 - v_2}{i_1} = 2 \cdot |R_X|.
\] (19)

where all biasing currents are equal to \( I_0 \) and \( i_2 = -i_1 \).

![Diagram](image2)

(a)                                                         (b)

Fig. 18. DXCCCII based floating resistors a) positive resistor, b) negative resistor.

The I-V characteristics of the proposed resistors are shown in Fig. 19. The behaviors of the resistors are fairly linear between -400 mV and +400 mV. Additionally, the estimation of the proposed circuit’s dynamic-range is calculated as

\[
|v_1 - v_2| \leq 2 \left( \frac{I_0}{k_nW/L} \right)^{1/2}.
\] (20)

The dynamic range highly depends on the biasing current as shown in (20). Thus, the dynamic range will be expanded for the high values of the biasing current. Considering both the voltage and the current tracking errors of the DXCCCII, the resistance values of the floating active resistors can be calculated as

\[
R_{12}^+ = \frac{v_1 - v_2}{i_1} = 2\alpha \beta R_X, \quad \text{(21.a)}
\]

\[
R_{12}^- = \frac{v_1 - v_2}{i_1} = -2\alpha \beta R_X. \quad \text{(21.b)}
\]

5. Conclusion

In this paper, dual-X controlled current conveyor (DXCCCII) as a versatile active block is presented and its applications to pure inductance simulators has been tested. Also, high pass filter application using DXCCCII based inductance simulator has been simulated to prove the theoretical validity. In addition, DXCCCII based oscillator with flexible tunable oscillation frequency and active resistors are presented as other applications. Only grounded capacitor and DXCCCII have been employed in the all designed applications. The adjustment capability of the proposed circuits is the functional feature in electronic circuit designs. In this context, the proposed circuits are rather convenient for IC realizations. The proposed circuits have been simulated using a PSpice simulation program, and its simulation results were compared with the theoretical approaches and the other DXCCIIs. Theoretical analyses of these circuits were achieved, and the performances of the proposed circuits have been verified by the simulation results. For the proposed DXCCCII, the parasitic resistance value can be tuned from 6.5 k\( \Omega \) to 400 k\( \Omega \) if the biasing current is changed from 0.1 \( \mu \)A to 70 \( \mu \)A with a good coherence between the theoretical and simulation results. Besides this good coherence, the proposed circuit is required a low voltage as well as \( \pm 0.75 \) V. As a consequence, we believe that it is absolutely an admirable design because of having low power dissipation.

References


About Authors...

Sezai Alper TEKİN was born in Kayseri, Turkey. He received the B. Engineering degree from Erciyes University, Kayseri, Turkey, in 2000, the M.S. degree from Niğde University, Niğde, Turkey, in 2005 and the Ph.D. in Electrical and Electronics Engineering from Erciyes University, Kayseri, Turkey in 2012. From 2006 to 2012 he was a member of academic staff with the Erciyes University, Engineering Faculty, Electrical and Electronics Dept., Kayseri, Turkey. Since 2012, he has been a member of academic staff with the Erciyes University, Engineering Faculty, Industrial Design Dept., Kayseri, Turkey. His current research interests include free space optics, current mode circuits, current conveyors, electronic circuit design and solar cells.

Hamdi ERCAN received the B. Engineering and M.S. degrees from Erciyes University, Kayseri, Turkey, in 2004.
and 2007, respectively, all in Electronic Engineering. He received the Ph.D. in Electrical and Electronics Engineering from Erciyes University, Kayseri, Turkey in 2012. Since 2005, he has been a member of academic staff with the Erciyes University, Civil Aviation School, Avionics Dept., Kayseri, Turkey. His current research interests include current mode circuits, current conveyors and electronic circuit design.

Mustafa ALÇI was born in Kayseri, Turkey, in 1957. He graduated Electronic Dept. of Technology Faculty from Gazi University, Ankara in 1979. Then he received the B. Sc. degree from Erciyes University, Kayseri, in 1983, M. Sc. degree from Middle East Technical University, Ankara, in 1986 and Ph.D. degree from Erciyes University, Kayseri, in 1989, respectively, all in Electrical & Electronics Engineering. Since 1979, he is a member of academic staff with Erciyes University Engineering Faculty, Electronic Engineering Dept., Kayseri, Turkey. His current research interests include image processing, noise and coding artifacts suppression, fuzzy systems, medical electronics, chaotic systems and circuit design.