

A 159 μ W, Fourth Order, Feedforward, Multi-bit Sigma-Delta Modulator for 100 kHz Bandwidth Image Sensors in 65-nm CMOS Process

Mudasir BASHIR, Sreehari RAO PATRI, K. S. R. KRISHNAPRASAD

Dept. of Electronics and Communication Engineering, National Institute of Technology Warangal, India-506004

mudasir.mir7@gmail.com, {patri, krish}@nitw.ac.in

Submitted March 19, 2017 / Accepted September 28, 2017

Abstract. A fourth-order, three-stage, feedforward cascade sigma-delta modulator ($\Sigma\Delta$ M) for CMOS image sensor applications is realized in low leakage, high threshold voltage 65 nm CMOS standard process. A top down CAD methodology is used for the design of building blocks, which involves statistical and simulation optimization at different stages of modulator. The multi-bit $\Sigma\Delta$ architecture employs OTA sharing technique with the dual integrating scheme at the first stage and the gain boosted pseudo-differential class-C inverters as OTAs for the rest two stages for low area and power consumption. The operation of proposed $\Sigma\Delta$ M is validated through post-layout simulations, considering worst case. The $\Sigma\Delta$ M operates at a power supply of 1-V offering a peak signal-to-ratio of 92 dB and a peak signal-to-noise plus distortion ratio of 89 dB for a signal bandwidth of 100 kHz. The overall power and estimated area consumed by the $\Sigma\Delta$ M including auxiliary blocks is 159 μ W and 101.2 mm^2 , respectively.

Keywords

Analog front end, CMOS image sensor, sigma-delta modulator, signal-to-noise ratio, switch capacitor circuits, gain boosted technology, dynamic element matching

1. Introduction

The development in ubiquitous computing and artificial intelligence over the last decade has led to a remarkable rise in the application of CMOS image sensors (CISs). The scaling down of CMOS technologies permits a large number of sensor array implementation on the same die, therefore the demand of low power and compact size analog-to-digital converters (ADCs) with moderate speed has increased. The main design challenges for signal conditioning circuit for CISs are: 1) low power consumption, 2) miniature size, 3) immune to noise and 4) the signal should be processed in a stable state before sent to the telemetry system [1]. The conceptual block diagram of

a CIS with the column ADC is shown in Fig. 1. The CISs consist of a pixel array, column parallel readout circuitry, a row decoder, biasing circuits, buffer memory and a correlated double sampling (CDS) circuit [2]. The sigma-delta modulators ($\Sigma\Delta$ Ms) are usually employed as ADCs because of their high resolution at low frequencies. However, the usage of multiple operational transconductance amplifiers (OTAs) in $\Sigma\Delta$ Ms makes them bulky and power hungry. Therefore, the bottleneck for designing low power and small size $\Sigma\Delta$ Ms is to amend the OTAs.

The constraint of threshold voltage V_{TH} on scaling and low power consumption has led to development of many low voltage design techniques like level shifting techniques [4] or using floating gate (FG) metal-oxide semiconductor transistor (MOST) [5], sub-threshold MOST [6] or bulk driven (BD) MOST [7]. Other extensive techniques employed for low power and compact size $\Sigma\Delta$ Ms are OTA sharing between two stages [8], [9], and using inverters as OTAs [10–17]. However, these techniques limit the dynamic range of $\Sigma\Delta$ Ms and contribute more noise. In [13], a $\Sigma\Delta$ M is introduced which employs inverters near-threshold voltage instead of conventional




Fig. 1. Block diagram of large array CMOS image sensor [2].

OTAs. This modulator provides a good performance but consumes more current. In [14], a class-C inverter is used instead of OTAs for low-voltage, low-supply incremental $\Sigma\Delta$. For low power consumption and small static current, the transistors in inverter are operated in sub-threshold region. Due to the low dc gain of class-C inverters, the $\Sigma\Delta$ results in low performance, non-linearities and leakage. In [15], a high threshold voltage transistor inverter is employed to improve the performance of $\Sigma\Delta$. The leakage issues are decreased using switches with charge protection and re-arranged reference signal schemes. In order to improve the signal-to-noise ratio (SNR) of $\Sigma\Delta$, a gain boosted class-C inverter is employed for $\Sigma\Delta$ in [16]. The gain boosted technology resulted in improvement of gain of traditional class-C inverter to 83 dB, but results in degradation of $\Sigma\Delta$ performance for high speed CISs applications. This issue can be resolved using a reset clock with small offset class-C inverters. A behavioral model is also introduced in $\Sigma\Delta$ in [16], which needs further development for better accuracy. In [18], a $\Sigma\Delta$ is reported using discrete-time (DT) passive loop filter, gives an acceptable performance with low power consumption. The use of large capacitors in loop filters increases the overall size. In [19], a DT $\Sigma\Delta$ uses bulk driven technique for implementing the OTA but results in degraded performances in terms of signal-to-noise plus distortion ratio (SNDR) and dynamic range (DR).

This paper presents a fourth-order cascade (2-1-1), 3-bit, feed-forward (FF) $\Sigma\Delta$ with dual integrating scheme (DIS), implemented in 65 nm CMOS technology at a supply voltage of 1 V. From the frequency range of CISs signals, the proposed $\Sigma\Delta$ is designed for 100 kHz signal bandwidth, however, can be used for other lower frequencies with minor adjustments. The design of $\Sigma\Delta$ banks on the exhaustive behavioral modeling that involves both the statistical and simulation optimization at subsystem level. The rest of the paper is organized as follows. Section 2 discusses the architectural considerations, trade-offs related to $\Sigma\Delta$ specifications using canonical equations and a detailed top-down behavioral modeling for block level specifications. In Sec. 3, the circuit level implementation of $\Sigma\Delta$ is presented and its operation is validated through post-layout simulation results presented in Sec. 4. Lastly, Section 5 gives the conclusion of the paper.

2. Sigma Delta ADC Architecture

2.1 $\Sigma\Delta$ Modulator System Level Design Considerations

For higher resolution and speed of the $\Sigma\Delta$ converters, the oversampling ratio (OSR) should be small to restrict the clock speed and hence the bandwidth of the integrators [20]. Single-loop, one-bit $\Sigma\Delta$ converters exhibit good accuracy at higher filter orders. Unfortunately, the increase in filter order results in stability issues at the modulator output in terms of low frequency oscillations and large am-

plitudes, leading to deterioration of modulator's SNR [21], [22]. Cascaded topologies employ higher-order noise shaping techniques and second order modulator for better stability [21]. These topologies demand high block level specifications for the reduction of noise leakage at the input of the modulator, which makes them power hungry and consumes large area.

Now, for the enhancement of the DR of $\Sigma\Delta$, the resolution of the embedded quantizers is increased. The multi-bit quantizer roughly reduces the in-band quantization noise power by 6 dB for every additional bit [21]. Contrary, to single bit quantizers, they add complexity to the design with more analog circuitry. The proposed modulator employs a cascaded multibit $\Sigma\Delta$ topology for achieving a high DR with low OSR. The 2-1-1, 3-bit $\Sigma\Delta$ utilizes OTA sharing technique with DIS in its first loop for low power and area. The use of 3-bit quantizer improves the overall accuracy by 12 dB as compared to single bit quantizer.

2.2 $\Sigma\Delta$ Architecture Selection

The architecture and the block level specifications of $\Sigma\Delta$ are decided by behavioral modeling of the modulator [21–23]. In this paper, an optimization based CAD synthesis tool, SIMulink-based SIGma-DELta Simulator (SIM-SIDES) [21], is used for developing the topology for given specifications. The architecture for the given specifications is chosen from the cascade topologies of $\Sigma\Delta$, based on the $(2 - 1^{L-2})$ relation, where L is the modulator order. The blocks of the cascaded topology are generally described by three parameters: Quantizer resolution (B), OSR and L . Once these parameters are found, Schreier's MATLAB Delta-Sigma toolbox [24] is used for finding the suitable topology. The in-band error power (IBE) of $\Sigma\Delta$ is expressed as follows [21]

$$IBE \cong P_{CN} + P_Q + P_{nl} + P_{st} \quad (1)$$

where P_{CN} , P_Q , P_{nl} and P_{st} are IBE power of circuit noise, quantization error, non-linearity errors and settling errors, respectively. The $\Sigma\Delta$ is designed in such a way that:

$$P_{CN} + P_{nl} + P_{st} \ll P_Q \cong \frac{1}{2} \left[\frac{2V_{ref}}{2^B - 1} \right] \left[\frac{\pi^{2L}}{(2L+1)OSR^{(2L+1)}} \right]. \quad (2)$$

Moreover, as the signal bandwidth is moderate, OSR can be more flexible [21]. Based on (2), a fourth order, 2-1-1 topology is the best fit. The detailed behavioral block diagram of the cascaded 2-1-1 multi-bit $\Sigma\Delta$ for 16 bit resolution is shown in Fig. 2, in which the scaling factors of in-loop integrators are denoted by a_i , b_i , c_i where $i = 1, 2, 3, \dots$. The first loop acts as a second-order $\Sigma\Delta$ followed by the second and third stage as first-order $\Sigma\Delta$. The SNR of $\Sigma\Delta$ is further improved by replacing the single bit quantizer of the third stage by 3-bit quantizer. For the proper operation of $\Sigma\Delta$, the following equations must be satisfied [21].

$$\begin{aligned} K_{q1}a_1a_2 = 1, & \quad K_{q1}a_2 = 2, \\ K_{q2}a_3 = 1, & \quad K_{q3}a_4 = 1 \end{aligned} \quad (3)$$

where K_q is the gain of quantizer. The coefficients are properly chosen to limit the output of integrators within 10% to 80% of the supply voltage, when the $\Sigma\Delta$ is not overloaded. The $\Sigma\Delta$ can be considered as a two-port system with input (x,e) and output (y), that can be represented in Z-domain by:

$$Y(z) = STF(z) \cdot X(z) + NTF(z) \cdot E(z) \quad (4)$$

where $X(z)$ and $E(z)$ are the Z-transform of the input signal and quantization noise, respectively, and the $STF(z)$ and $NTF(z)$ are the signal transfer functions and noise transfer functions. The first three scaling factors are chosen arbi-

trarily and others are calculated to map the corresponding $STF(z)$ and $NTF(z)$ in Z-domain. The overall transfer function of $\Sigma\Delta$ is given by:

$$\frac{Y(z)}{X(z)} = \left[\begin{aligned} & z^{-2} \left[1 + (b_1 - 1)(1 - z^{-1})^2 \right] \left[1 + (b_2 - 1)(1 - z^{-1})^3 \right] + \\ & \frac{1}{c_1} z^{-0.5} (1 - z^{-1})^2 \left[1 + (b_2 - 1)(1 - z^{-1})^3 \right] + \\ & \frac{1}{c_1 c_2} (1 - z^{-1})^3 \end{aligned} \right] \quad (5)$$




Fig. 2. Block diagram of the fourth-order cascaded 2-1-1 3-bit feedforward $\Sigma\Delta$.

Specifications for:		16 bit, 100 kHz signal bandwidth			
		Integrator 0	Integrator 1	Integrator 2	Integrator 3
Modulator	Sampling frequency [MHz]	6.4			
	Oversampling ratio	32			
	Supply voltage [V]	1.0			
Opamps	Differential output swing [V]	± 0.8			
	DC-gain [dB]	≥ 72	≥ 48	≥ 48	≥ 43
	Output current [mA]	0.09	0.045	0.045	0.040
Resistors	Switch-ON resistance [Ω]	≤ 740			
Comparators	Offset [mV]	≤ 1			
	Hysteresis [mV]	≤ 1			
	Resolution time [μ sec]	0.6			
A/D/A converter	Resolution [bits]	3			
	INL [%FS]	≤ 0.5			

Tab. 1. Block level specifications of 2-1-1, 3-bit $\Sigma\Delta$.




Fig. 3. (a) Variation of SNR with DC gain of A0 and input signal amplitude.




Fig. 3. (b). Variation of SNR with DC gain of A0 and A1.




Fig. 3. (c) Variation of SNR with DC gain of A0 and A2.




Fig. 3. (d) Variation of SNR with DC gain of A1 and A2.

2.3 Block-Level Specifications (High Level Sizing)

After the architecture of modulator is decided, the given specifications (resolution and signal bandwidth) of modulator are mapped for the electrical specifications of different sub-circuits, like amplifiers, switches, comparators and passive elements like resistors and capacitors. The behavioral model of $\Sigma\Delta\text{M}$ for 16 bit resolution with 100 kHz signal frequency is implemented in SIMSIDES and is simulated for time $(N-1) \cdot T_s$, where T_s is the sampling time and N is the number of levels.

The model developed includes all the non-idealities associated with the quantizer such as those of switched capacitor (SC) circuits and comparators. For the calculation of DC gain, slew rate, output swing and maximum current to be driven through OTAs, the DC gain of OTAs are varied against each other for the desired SNR. Figure 3 shows the 3-dimensional plots of SNR as a function of different OTAs DC gain, where A_0 , A_1 and A_2 represent the DC gain of Integrator 0, Integrator 1 and Integrator 2, respectively, and A_{in} is the input signal amplitude (in volts). Based on the results obtained from behavioral model of cascaded 2-1-1, 3-bit $\Sigma\Delta\text{M}$, the block level specifications are summarized in Tab. 1. The loop coefficients of $\Sigma\Delta\text{M}$ determined from the capacitor ratios are given in Tab. 2.

Coefficients	Values	Coefficients	Values
$a_1=a_2$	0.2	b_2	1
$a_3=a_4$	0.5	c_1	4.2
b_1	0.4	c_2	2.4

Tab. 2. Summary of loop coefficients.

2.4 Proposed $\Sigma\Delta$ Modulator

A fourth-order cascade 2-1-1 FF $\Sigma\Delta\text{M}$ composed by a second-order FF $\Sigma\Delta\text{M}$ and two first-order $\Sigma\Delta\text{M}$ is proposed, as shown in Fig. 4. The benefits of employing FF at system level are: 1) Signal transfer function (STF) is unity; 2) Building blocks are less sensitive to non-idealities; 3) Internal signal swing is reduced; 4) Overload level gets improved, thus improving the DR and, 5) reduced complexity of $\Sigma\Delta\text{M}$ [25]. The internal swing is further reduced by employing a 3-bit quantizer, thus relaxing the gain requirements of OTAs.

A fully differential switched capacitor is used for implementation of $\Sigma\Delta\text{M}$, because of its large DR and immunity to surrounding noise. It consists of two non-overlapping phases ϕ_1 and ϕ_2 , followed by delayed versions of ϕ_1 and ϕ_2 (ϕ_{1d} and ϕ_{2d}) for the reduction of charge injection effects in switched capacitor circuits. During ϕ_1 , the input signal is sampled through the sampling capacitor (C_1) and in phase ϕ_2 , the charge is transferred to integration capacitor (C_2) for integration. A symmetrical voltage reference $+V_{ref}$ and $-V_{ref}$, where $+V_{ref} = 1\text{ V}$ and $-V_{ref} = 0\text{ V}$, are used to minimize the effect of feedback levels on the DR of modulator. The switches are implemented using CMOS transmission gates. The ON-resistance of CMOS transmis-

Signals	Notations	Signals	Notations
ϕ_1	1	ϕ_2	2
ϕ_{1d}	3	ϕ_{2d}	4
ϕ_{S1}	5	ϕ_{S2}	6

Tab. 3. Clock signal representation in Fig. 4.

sion gate warrants a rail to rail operation as long as $V_{DD} - V_{SS} > V_{TN} + V_{TP}$. The sizing of nMOS and pMOS transistor is done appropriately for smaller on-resistance to limit the harmonic distortion of $\Sigma\Delta\text{M}$.

The $\Sigma\Delta\text{M}$ employs three non-inverting, parasitic insensitive delaying switched capacitor integrators (SCI), for the reduction of double settling problem. The two SCIs used in the first loop of the $\Sigma\Delta\text{M}$ are embedded into unit SCI using the technique of opamp sharing, thus reducing overall area and power. As shown in Fig. 4, the first and second integrators are represented by the upper and lower sides of the shared integrator. The use of shared opamp affects the linearity of $\Sigma\Delta\text{M}$ due to the residual charge storage at the input parasitics at the OTA [9]. However, due to the high performance of the shared opamp, it does not suffer from the residual charge.

The integrators used in the proposed $\Sigma\Delta\text{M}$ employ sampling capacitors ($C_{i,a/b}$, where $i = 1, 2, 3, \dots$) and switches to perform the double sampling (DS) of input analog signal, as shown in Fig. 4. The sampling and integration operations are performed by using slow time-interleaved clock signals of ϕ_1 and ϕ_2 ($\phi_{S1} = \phi_1/2$ and $\phi_{S2} = \phi_2/2$). However, the DAC circuit employed in the feedback path consists of single sampling capacitors and switches operating at nominal sampling frequency (ϕ_1). As the most critical blocks of $\Sigma\Delta\text{M}$ operate at $\phi_1/2$, the GBW product and gain requirements of OTAs are relaxed compared to conventional OTAs, therefore reducing the power consumption. For higher linearity of $\Sigma\Delta\text{M}$, a memory-less return-to-zero scheme is used for 1-bit feedback DAC [21]. The different clock signals along with their non-overlapping signals represented in Fig. 4 correspond to the signals given in Tab. 3.

Instead of using conventional opamps for A_2 and A_3 , a pseudo differential class C inverter with gain boosted technology is realized as an amplifier in SC circuits. In comparison to conventional opamps, no virtual ground is provided by the PDI because of its only input. Instead, the input node of inverter is kept near the offset voltage (V_{off}) by forming a closed loop as follows:

$$V_{inv} = \frac{A_{inv}}{1 + A_{inv}} V_{off} - \frac{V_{C1}}{1 + A_{inv}} \approx V_{off} \quad (6)$$

where V_{inv} is the input voltage of inverter, A_{inv} is the inverter dc gain, and V_{C1} is the voltage at capacitor C_1 .

During phase ϕ_2 , the charge transferred through C_1 is $C_1(V_1 - V_{off})$, where V_1 is the input signal. An auto-zeroing technique can be employed to cancel the offsets by forming a virtual ground. The gain boosted PDI configuration of SCI avoids the requirement of common-feedback (CMFB)




Fig. 4. Schematic of the 2-1-1 FF $\Sigma\Delta$ M.

circuits at low supply voltages [26]. During phase ϕ_1 , the CMFB capacitor (C_M) gets discharged to signal ground level whereas in phase ϕ_2 , the C_M gets charged to common-mode voltage (V_{CM}). The CMFB loop is realized by applying the difference between V_{CM} and signal ground to the integrator.

3. Circuit Level Implementation

The $\Sigma\Delta$ M is generally integrated on a chip surrounded by thousands of transistors, resulting in leakage issues, increased power consumption and harmonic distortion [27]. A low-leakage with high threshold voltage (LL_HVT) transistor technology is used instead of transistors with standard performance (SP). The LL_HVT results in less leakage current as compared to the SP 65 nm

CMOS package. From Tab. 2, a convenient topology for each sub-circuit, i.e., OTA, comparator, switches and passive elements are chosen to meet the specifications at circuit level. The selected circuit topologies are analyzed and the impact of temperature variations, technology corners and supply voltage are taken into consideration. For the correct operation of the $\Sigma\Delta$ M circuit, the worst case performances of different sub-blocks are considered.

The operation of sub-circuits of proposed $\Sigma\Delta$ M is discussed as follows.

3.1 Opamps

The total in-band error power contributed by A2 is attenuated in the signal band by the gain of front end integrator (A0) [21]. Therefore, the performance of A0 is more

demanding than A1. Thus, the power consumption can be reduced by designing A2 with relaxed specifications. The A0 is implemented using a fully differential, three stage opamp [28] for low power supply (1-V), as the noise constraints are easily met by its output swing (>70% of V_{DD}) with switched capacitor common mode feedback (SCCMFB) circuitry. The schematic of three stage opamp (A0) is shown in Fig. 5. The common-source amplifier used at the second and the third stage does not limit the output current by bias current, and provide high slew rate (SR) with low static power consumption. The sizing of compensation devices R_{C1} , R_{C2} and C_{C1} , C_{C2} are done so that a phase margin of at least 70° is achieved during integration phase.

During the second phase the loop gain gets increased by $(1 + C_{1a}/C_1)$ times and the load capacitance increases from




Fig. 5. A fully differential 3-stage opamp with SCCMFB circuitry used at the first stage.




Fig. 6. AC performance of A0.

	Operation	Transistor condition
During ϕ_1		Both the transistors are in weak inversion region.
Beginning of ϕ_2		$V_i > 0$ PMOS is in strong inversion region and NMOS is cut-off in region.
		$V_i < 0$ PMOS is in cut-off region and NMOS is in strong inversion region.
During ϕ_2		Both the transistors are in weak inversion region.

Tab. 4. Operation of class-C inverter at different clock phase.

$C_L = C_1 \cdot C_{1a} / (C_1 + C_{1a})$ to $C_L = C_1 + C_{1a}$ to resulting in improvement in gain bandwidth (GBW) product.

The robustness of A0 to mismatch and process variations is analyzed by doing Monte Carlo simulation over 1000 runs (3 sigma interval). The A0 has a DC gain of 76 dB, 72° phase margin, 202 MHz GBW product and consumes a power of 85 μ W. Figure 6 shows the AC performance of A0 with a capacitive load of 1 pF.

Due to the relaxed specifications, the rest of OTAs (A2 and A3) are realized using gain boosted PDIs. For the sake of simplicity, the gain boosted circuits are not discussed [16]. For a higher dc gain and GBW product, the

inverter is operated at the boundary of triode and saturation region, which are realized by using LL_HVT transistors having their collective threshold voltage ($V_{TN} + V_{TP}$) equal to supply voltage [29].

The operation of class-C inverter is divided into three stages, shown in Tab. 4. In phase ϕ_1 , both the transistors are operating in deep triode region, forming a feedback loop with input offset voltage (V_X). At the beginning of phase ϕ_2 , V_X changes to ($V_{OFF} - V_1$) and one of the transistors of inverter operates in saturation region while the other in deep triode region, depending on V_{DD} . Due to the negative feedback, the charge is transferred through C_1 making $V_X = V_{OFF}$ again. At the completion of phase ϕ_2 , both the transistors operate in deep triode region. The inverter provides a large dc gain when operated in deep triode region and a higher slew rate with small static current is achieved with either of the transistors is working in inversion region. As the class-C inverter has low short circuit current, the settling time gets mitigated by $\sim 70\%$, without increasing the static current.

The AC performance of A2, including process variation and component mismatches, is shown in Fig. 7. The A2 has an average DC gain of 48 dB, a phase margin of 87° and GBW of 78 MHz. The overall transistor sizing and electrical performances of both A0 and A2 are summarized in Tab. 5 and Tab. 6, respectively. The minimum length transistors are avoided to reduce the flicker noise and mismatch effects.




Fig. 7. AC performance of gain boosted class-C inverter.

A0			
Transistors	W/L [$\mu\text{m}/\mu\text{m}$]	Component	Value
$M_1 = M_2$	9.2/0.3	C_C	750 fF
$M_3 = M_4$	0.3/0.3	C_1	250 fF
M_5	2/0.3	C_2	300 fF
M_6	5/0.3 \times 5	R_{C1}	2.4 M Ω
M_7	13/0.3	S_1	1.8 M Ω
M_8	7/0.3 \times 2	S_2	1.8 M Ω
M_9	15/0.3 \times 2	I_{bias}	30 μ A
A2/A3			
Transistors	W/L [$\mu\text{m}/\mu\text{m}$]	Transistors	W/L [$\mu\text{m}/\mu\text{m}$]
M_1	7/0.3	M_2	16/0.3 \times 10

Tab. 5. Sizing of OTAs.

Parameter	A0		A2/A3	
	Typical	Worst-case	Typical	Worst-case
DC gain [dB]	76	73	48	46
Phase Margin [deg]	72	67	87	83
GBW [MHz]	202	189	78	75
Slew Rate [V/ μ sec]	77	71	61	59
Output swing [V]	0.98	\sim 0.91	1	0.98
Output capacitance [pF]	1	1	1	1
Eq. input noise [$\text{nV}/\sqrt{\text{Hz}}$] @10 kHz	1.09	2.8	0.85	1.02
Power consumption [μ W]	86	88	8	11

Tab. 6. Simulation results for the A0 and A1.

3.2 Comparator

Most of the non-idealities associated with comparators are dealt during the noise shaping by loop filters. The design specifications of comparator are obtained from Tab. 1. The hysteresis and offset can be tolerated but the comparison time must be at least 1/4 of the clock speed, i.e. 6.4 MHz [21]. In order to attain the required resolution time and hysteresis, a single bit quantizer, shown in Fig. 8, is realized using conventional dynamic comparator. The comparator results in small static power dissipation, high input impedance and is immune to noise and mismatch effects [30]. The operation of comparator depicted in Tab. 7.

The total delay (t_{delay}) of the comparator is given by the expression [30]:

$$t_{\text{delay}} = \frac{2C_L |V_{TP}|}{I_{\text{tail}}} + \frac{C_L}{g_{m\text{-eff}}} \cdot \ln \left(\frac{V_{DD}}{4|V_{TP}| \Delta V_{\text{in}} \sqrt{\beta_{1,2}}} \right) \quad (7)$$

where C_L is the load capacitor, I_{tail} is tail current flowing through transistor M_2 , $g_{m\text{-eff}}$ is the effective transconductance of back to back inverters, ΔV_{in} is the input difference voltage and $\beta_{1,2}$ is the current factor of input transistors (M_1




Fig. 8. Schematic of conventional dynamic comparator.

Phase	CLK signal	Operation	Results
Reset phase	$CLK = 0$	$M_{Tail} = OFF$ M_7 and M_5 are ON	Both output nodes are precharged to V_{DD} , i.e. $OUT^+ = OUT^- = V_{DD}$
Comparison phase	$CLK = V_{DD}$	$M_{Tail} = ON$ M_7 and M_5 are OFF	Output nodes start discharging. For $V_{IN+} > V_{IN-}$: $OUT^+ = V_{DD}$ and $OUT^- = 0$ For $V_{IN+} < V_{IN-}$: $OUT^+ = 0$ and $OUT^- = V_{DD}$

Tab. 7. Operation of dynamic comparator at different clock phase.




Fig. 9. Transient response of conventional dynamic comparator.

Transistors	W/L [$\mu\text{m}/\mu\text{m}$]	Transistors	W/L [$\mu\text{m}/\mu\text{m}$]
$M_1 = M_2$	0.3/0.3	$M_7 = M_8$	6/0.3
$M_3 = M_4$	2/0.3	M_{Tail}	18/0.3
$M_5 = M_6$	10/0.3	C_L	300 fF

Tab. 8. Sizing of comparator.

Parameter	Typical	Worst-case
Hysteresis [μV]	16	27
Offset [μV]	24	48
Low-high resolution time [psecs]	375	397
High-low resolution time [psecs]	860	902
Power consumption [μW]	1.1	1.21

Tab. 9. Simulation results for the comparator.

and M_2). The transient response of the comparator is shown in Fig. 9. The transistor sizing and the electrical results of the comparator are summarized in Tab. 8 and Tab. 9, respectively.

3.3 Clock Generator

The non-overlapping clocks ϕ_1 and ϕ_2 are important for the optimal operation of SC $\Sigma\Delta\text{M}$. In order to reduce the effect of clock feedthrough signals, delayed clock signals of ϕ_1 and ϕ_2 (ϕ_{1d} and ϕ_{2d}) are given to the switches at the input terminals of modulators [20]. The schematic of clock generator with the clock phase schemes are shown in Fig. 10. To avoid the capacitive loading of the different signals, all clock signals are buffered. Figure 11 shows the switching characteristics of generated clock signals. The phase delay and non-overlapping time are 497 psecs and 240 psecs, respectively.

3.4 3-bit Quantizer

At the end of the third stage of modulator, a 3-bit quantizer is implemented for digitization of A3 output and then conversion to analog domain. The 3-bit quantizer, shown in Fig. 11, uses a differential flash quantizer with resistor ladder DAC [21]. The differential flash ADC com-





Fig. 10. Schematic of clock generator with the clock phase schemes.




Fig. 11. 3-bit quantizer.

compares the integrator (A2) output with the voltages generated at different resistors in the resistor ladder. The quantizers employ the same comparators discussed above. The thermometer code from the comparator output is converted into a 1-of-8 code (d_{0-7}), which controls the resistor ladder DAC. The resistor ladder uses 8 resistors connected between V_{DD} and gnd, thus giving a full-scale of 1-V with a current consumption of 35 μ A.

4. Results and Discussion

The 2-1-1, 3-bit $\Sigma\Delta$ is implemented in 65 nm CMOS standard process, having an estimated area of 101.2 mm^2 , excluding input/output pads, as shown in Fig. 12. The chip layout has separate analog, digital and mixed supplies, where every section is surrounded by guard rings. Major attention is given to the area of SCI, digital cells and other auxiliary circuits. Although, the $\Sigma\Delta$ chip is fully differential, optimization techniques like common-centroid, symmetry and dummy transistors were used to reduce the common-mode interferences. Both digital signals (DAC control and clock signals) and analog supplies are routed using buses that surround the critical analog blocks for shielding them from noise interferences. The $\Sigma\Delta$ has a power consumption of 159 μ W, including band gap reference (BGR) and clock generators. The distribution of power and area consumed by the major parts of $\Sigma\Delta$ is shown in Fig. 13 and Fig. 14, respectively.

The performance of $\Sigma\Delta$ is evaluated at worst-case through multiple post-layout simulations at transistor level in CADENCE environment. The 65536 point fast Fourier transform (FFT) spectrum for the $\Sigma\Delta$ with a pre-amplifier of 10 dB gain and the result summary are given in Fig. 15 and Tab. 10, respectively. Figure 16 shows the SNR and SNDR versus the normalized input amplitude. To measure SNDR and SNR of the modulator effectively, the input amplitude was increased by 10 dB from -85 dB to -10 dB, then by 1 dB from -10 to 0 dB to obtain more detailed data. With an input sinusoidal signal of 51.1 kHz for a signal bandwidth of 100 kHz, the $\Sigma\Delta$ offers SNR and SNDR of 92 dB and 89 dB, respectively. The




Fig. 12. Layout of 2-1-1, 3-bit $\Sigma\Delta$.




Fig. 13. Distribution of power consumption.




Fig. 14. Distribution of area consumption.




Fig. 15. Dynamic performance of $\Sigma\Delta$.

effective number of bits (ENOB) is equal to 14.49, given by $(\text{SNDR}-1.76)/6.02$. The clock frequencies of 3.1 MHz and 6.4 MHz are supplied using on-chip clock generators.




Fig. 16. SNR and SNDR vs. input signal amplitude at 51.1 kHz.

Parameter	Value
Technology [nm]	65 (LL_HVT)
Supply Voltage [V]	1
OSR	32
Signal Bandwidth [kHz]	100
Sampling frequency [MHz]	6.4
SNDR [dB]	89
SNR [dB]	92
ENOB	14.49
Area [mm ²]	101.2
Power Consumption [μ W]	159
FOM ₁ [fJ/conv. step]	34.5

Tab. 10. Performance summary.




Fig. 17. Performance comparison of bandwidth vs. dynamic range.




Fig. 18. Performance comparison of bandwidth versus FOM₁.

A performance comparison of presented $\Sigma\Delta$ with other state of art $\Sigma\Delta$ s is given in Tab. 11. The figure of merit (FOM) for $\Sigma\Delta$ is defined as:

$$FOM_1 = \frac{Power_Consumption}{2^{ENOB} \cdot 2 \cdot BW} \quad (8)$$

From Tab. 11, the variation of DR with BW, BW with FOM₁ are shown in Fig. 17 and Fig. 18, respectively. It is concluded that the presented $\Sigma\Delta$ has an overall FOM higher than the related recent $\Sigma\Delta$ s.

5. Conclusions

In this paper, a 2-1-1, 3-bit FF $\Sigma\Delta$ employing DIS at the first stage is realized using 65 nm CMOS standard process with a power supply of 1-V for CIS applications. The $\Sigma\Delta$ oversamples an input signal of 100 kHz bandwidth at 32 times. Due to the OTA sharing in the first loop and the usage of gain boosted, pseudo-differential class-C inverters for the rest of OTAs, the $\Sigma\Delta$ results in low power and area consumption. The $\Sigma\Delta$ results in an ENOB of 14.49, SNR of 92 dB and SNDR of 89 dB, while consuming an area and power of 101.2 mm² and 159 μ W, respectively. The post-layout results confirm that the presented $\Sigma\Delta$ can be used in various low-power, high resolution CIS applications.

Specifications	This Work*	[10]	[12]	[13]	[14]	[15]	[16]	[17]*
Year	2016	2016	2014	2012	2011	2012	2013	2014
Process [nm]	65	180	130	130	130	180	65	65
Supply Voltage [V]	1	1.8	1.5	0.3	1.2	1.8	0.8	0.75
Signal Bandwidth [kHz]	100	156.25	80	20	220	100	20	2000
ENOB	14.49	9.3	11.66	9.84	10.7	11.84	15	8
SNDR [dB]	89	57.75	72	71.95	66	73	92	50
Power [μ W]	159	29.5	67.5	18.3	40	116	230	750
Core Area [mm ²]	101.2	0.0019	-----	0.3375	2.7	3780	3000	-----
FOM ₁ [fJ/conv. Step]	34.5	149.7	130	205	0.05	158.2	175.4	732.4

* Post-layout simulated results.

Tab. 11. Performance comparison with related works.

Acknowledgments

This work has been performed using the resources of the Mixed Signal Design Laboratory at the Dept. of Electronics and Communication Engineering, National Inst. of Technology Warangal, Telangana under Special Manpower Development Program Chip to System for VLSI design and related software (SMDP-C2S) project funded by the Dept. of Information Technology, Ministry of Electronics and Information Technology, Government of India.

References

- [1] OHTA, J. *Smart CMOS Image Sensors and Applications*. 1st ed. CRC Press, Sep. 2007, p. 11–57. ISBN: 9780849336812
- [2] ANNEMA, J., NAUTA, B., VAN LANGEVELDE, R., et al. Analog circuits in ultra-deep-submicron CMOS. *IEEE Journal of Solid-State Circuits*, Jan 2005, vol. 40, no. 1, p. 132–143. DOI: 10.1109/JSSC.2004.837247
- [3] WANG, A., CALHOUN, B. H., CHANDRAKASAN, A. P. *Sub-Threshold Design for Ultra Low-Power Systems*. New York (NY, USA): Springer, 2006. ISBN: 9780387345017
- [4] HASLER, P., LANDE, T. S. Overview of floating-gate devices, circuits, and systems. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Jan 2001, vol. 48, no. 1, p. 1–3. DOI: 10.1109/TCSII.2001.913180
- [5] BLALOCK, J., ALLEN, P. E., RINCON-MORA, G. A. Designing 1-V op amps using standard digital CMOS technology. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Jul 1998, vol. 45, no. 7, p. 769–780. DOI: 10.1109/82.700924
- [6] DUQUE-CARRILLO, J. F., AUSIN, J. L., TORELLI, G., et al. 1-V rail-to-rail operational amplifiers in standard CMOS technology. *IEEE Journal of Solid-State Circuits*, Jan 2000, vol. 35, no. 1, p. 33–44. DOI: 10.1109/4.818918
- [7] BASHIR, M., RAO, P. S., KRISHNAPRASAD, K. S. R. 0.5 V, high gain two-stage operational amplifier with enhanced transconductance. *International Journal of Electronics Letters*, 2017, p. 1–10. DOI: 10.1080/21681724.2017.1293170
- [8] ZANBAGHI, R., SAXENA, S., TEMES, G. C., et al. A 75dB SNDR, 10 MHz conversion bandwidth stage-shared 2-2 MASH $\Delta\Sigma$ modulator dissipating 9mW. In *IEEE Custom Integrated Circuits Conference (CICC)*. San Jose (CA, USA), 2011, p. 1–4. DOI: 10.1109/CICC.2011.6055287
- [9] LEE, I., KIM, B., LEE, B. G. A low-power incremental delta-sigma ADC for CMOS image sensors. *IEEE Transactions on Circuits and Systems II: Express Briefs*, April 2016, vol. 63, no. 4, p. 371–375. DOI: 10.1109/TCSII.2015.2503706
- [10] CHAE, Y., HAN, G. Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator. *IEEE Journal of Solid-State Circuits*, Feb. 2009, vol. 44, no. 2, p. 458–472. DOI: 10.1109/JSSC.2008.2010973
- [11] YEO, J., CHOI, Y., ROH, J., et al. A current regulator for inverter-based massively column-parallel $\Sigma\Delta$ ADCs. *IEEE Transactions on Circuits and Systems II: Express Briefs*, April 2014, vol. 61, no. 4, p. 224–228. DOI: 10.1109/TCSII.2014.2305215
- [12] MICHEL, F., STEYAERT, M. S. J. A 250 mV 7.5 μ W 61 dB SNDR SC $\Delta\Sigma$ modulator using near-threshold-voltage-biased inverter amplifiers in 130 nm CMOS. *IEEE Journal of Solid-State Circuits*, March 2012, vol. 47, no. 3, p. 709–721. DOI: 10.1109/JSSC.2011.2179732
- [13] CHAE, Y., CHEUNG, J., LIM, S., et al. A 2.1 M pixels, 120 frame/s CMOS image sensors with column-parallel $\Sigma\Delta$ ADC architecture. *IEEE Journal of Solid-State Circuits*, 2011, vol. 55, no. 5, p. 236–247. DOI: 10.1109/JSSC.2010.2085910
- [14] TANG, F., WANG, B., BERMAK, A. 80 dB dynamic range 100 kHz bandwidth inverter based $\Sigma\Delta$ ADC for CMOS image sensors. In *Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)*. Seoul (South Korea), 2012, p. 3094–3097. DOI: 10.1109/ISCAS.2012.6271975
- [15] LOU, H., HAN, Y., CHEUNG, R.C.C., et al. A 0.8-V 230- μ W 98-dB DR inverter-based $\Sigma\Delta$ modulator for audio applications. *IEEE Journal of Solid-State Circuits*, 2013, vol. 48, no. 10, p. 2430–2441. DOI: 10.1109/JSSC.2013.2275659
- [16] ESSAWY, A., ISMAIL, A. A low voltage inverter-based continuous-time sigma delta analog-to-digital converter in 65 nm CMOS technology. In *Proceedings of IEEE Faible Tension Faible Consommation (FTFC)*. Monaco, 2014, p. 1–4. DOI: 10.1109/FTFC.2014.6828599
- [17] NOWACKI, B., PAULINO, N., GOES, J. A low power fourth order MASH switched-capacitor $\Sigma\Delta$ modulator using ultra incomplete settling. In *IEEE International Symposium on Circuits and Systems (ISCAS)*. Melbourne (Australia), 2014, p. 1344–1347. DOI: 10.1109/ISCAS.2014.6865392
- [18] YOON, Y., ROH, H., LEE, H., et al. A 0.6-V, 540-nW delta-sigma modulator for biomedical sensors. *Analog Integrated Circuits and Signal Processing*, May 2013, vol. 75, p. 323–327. DOI: 10.1007/s10470-013-0053-7
- [19] MEDEIRO, F., PEREZ-VERDU, B., RODRIGUEZ-VAZQUEZ, A. *Top-Down Design of High-Performance Sigma-Delta Modulators*. 1st ed. Norwood (MA, USA): Kluwer, 1999. ISBN:978-1-4757-3003-6
- [20] DE LA ROSA, J. M. Sigma-delta modulators: Tutorial overview, design guide, and state-of-the-art survey. *IEEE Transactions on Circuits and Systems I: Regular Papers*, Jan 2011, vol. 58, no. 1, p. 1–21. DOI: 10.1109/TCSI.2010.2097652
- [21] DE LA ROSA, J. M., DEL RIO, R. *CMOS Sigma-Delta Converters: Practical Design Guide*. United Kingdom: John Wiley & Sons Ltd, 2013. ISBN: 978-1-119-97925-8
- [22] BASHIR, M., RAO PATRI, S., KRISHNAPRASAD, K. S. R. MATLAB/SIMULINK based time-domain behavioral modeling of sigma-delta converters. In *International Conference on Computational Techniques in Information and Communication Technologies (ICCTICT)*. New Delhi (India), 2016, p. 132–136. DOI: 10.1109/ICCTICT.2016.7514566
- [23] RIO FERNANDEZ, R., MEDEIRO HIDALGO, R., PEREZ-VERDU, B., et al. *CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom*. Springer, 2006. ISBN: 978-1-4020-4776-3
- [24] SCHREIER, R. *The Delta-Sigma Toolbox v. 7.3*, 2009. [Online]. Cited 2017-03-05. Available at: <http://www.mathworks.com/matlabcentral/>
- [25] WU, L., KESKIN, M., MOON, U., TEMES, G. Efficient common-mode feedback circuits for pseudo-differential switched-capacitor stages. In *IEEE International Symposium on Circuits and Systems (ISCAS)*. Geneva (Switzerland), 2000, vol. 5, p. 445–448. DOI: 10.1109/ISCAS.2000.857467
- [26] SILVA, J., MOON, U., STEENSGAARD, J., et al. Wideband low-distortion delta-sigma ADC topology. *Electronics Letters*, 2001, vol. 37, p. 737–738. DOI: 10.1049/el:20010542
- [27] SAUERBREY, J., TILLE, T., SCHMITT-LANDSIEDEL, D., et al. A 0.7-V MOSFET-only switched-opamp $\Delta\Sigma$ modulator in standard digital CMOS technology. *IEEE Journal of Solid-State*

- Circuits*, 2002, vol. 37, no. 12, p. 1662–1669. DOI: 10.1109/JSSC.2002.804330
- [28] SUADET, A., KASEMSUWAN, V. A CMOS inverter-based class AB pseudo-differential amplifier with current-mode common-mode feedback (CMFB). *Analog Integrated Circuits and Signal Processing*, 2013, vol. 74, no. 2, p. 387–398. DOI: 10.1007/s10470-012-9970-0
- [29] WICHT, B., NIRSCHL, T., SCHMITT-LANDSIEDEL, D. Yield and speed optimization of a latch-type voltage sense amplifier. *IEEE Journal of Solid-State Circuits*, July 2004, vol. 39, no. 7, p. 1148–1158. DOI: 10.1109/JSSC.2004.829399
- [30] GOLL, B., ZIMMERMANN, H. *Comparators in Nano CMOS Technology*. New York (USA): Springer, 2015. ISBN: 978-3-662-44482-5
- [31] CARUSONE, T. C., JOHNS, D., MARTIN, K. *Analog Integrated Circuit Design*. 2nd ed. New York (USA): Wiley, 2012. ISBN: 978-1-118-09233-0

About the Authors ...

Mudasir BASHIR received his bachelor's degree B.Tech in Electronics and Communication Engineering from Punjab Technical University in the year 2012 and master's degree M.Tech in Electronics and Communication Engineering from Shri Mata Vaishno Devi University Katra, J&K in 2014. He is currently working towards his Ph.D

degree at Chips Design Centre, Dept. of Electronics and Communication Engineering, National Inst. of Technology Warangal. His research interests include on-chip compressed sensors, sensor interfaces and data-converters.

Sreehari RAO PATRI obtained his bachelor's degree B.Tech in Electronics and Communication Engineering from Nagarjuna University in the year 1991. He received his master's degree in Communication Systems from the Indian Inst. of Technology Roorkee in the year 1995, Ph.D from the National Inst. of Technology Warangal in 2008 and is currently working as an associate professor at the Dept. of Electronics and Communication Engineering, National Inst. of Technology Warangal. Mr. Rao research areas are design of power management ICs under low power and low voltage environments and on-chip sensor interfaces. He is a senior IEEE member.

K. S. R. KRISHNA PRASAD received B.Sc degree from Andhra University, DMIT in Electronics from MIT, M.Tech in Electronics and Instrumentation from the Regional Engineering College, Warangal and Ph.D from the Indian Inst. of Technology, Bombay. He is currently working as a Professor at the Dept. of Electronics and Communication Engineering, National Inst. of Technology, Warangal. Prof. Prasad's research interests include analog and mixed signal IC design, biomedical signal processing and image processing.